Stock material or miscellaneous articles – Web or sheet containing structurally defined element or... – Composite having voids in a component
Reexamination Certificate
1999-10-18
2002-08-27
Copenheaver, Blaine (Department: 1771)
Stock material or miscellaneous articles
Web or sheet containing structurally defined element or...
Composite having voids in a component
C106S287100, C423S325000
Reexamination Certificate
active
06440550
ABSTRACT:
BACKGROUND OF THE INVENTION
Semiconductors are widely used in integrated circuits for electronic applications, including high-speed computers and wireless communications. Such integrated circuits typically use multiple transistors fabricated in single crystal silicon. Many integrated circuits now contain multiple levels of metallization for interconnections. A single semiconductor microchip may have thousands, and even millions of transistors. Logically, a single microchip may also have millions of lines interconnecting the transistors. As device geometries shrink and functional density increases, it becomes imperative to reduce the capacitance between the lines. Line-to-line capacitance can build up to a point where delay time and crosstalk hinders device performance. Reducing the capacitance within these multi-level metallization systems reduces the RC constant, crosstalk voltage, and power dissipation between the lines. Typically, thin films of silicon dioxide are used as dielectric layers and to reduce the capacitance between functional components of the device.
Such dielectric thin films serve many purposes, including preventing unwanted shorting of neighboring conductors or conducting levels, by acting as a rigid, insulating spacer; preventing corrosion or oxidation of metal conductors, by acting as a barrier to moisture and mobile ions; filling deep, narrow gaps between closely spaced conductors; and planarizing uneven circuit topography so that a level of conductors can then be reliably deposited on a film surface which is relatively flat. A significant limitation is that typically interlevel dielectric (ILD) and protective overcoat (PO) films must be formed at relatively low temperatures to avoid destruction of underlying conductors. Another very important consideration is that such dielectric films should have a low relative dielectric constant k, as compared to silicon dioxide (k=3.9), to lower power consumption, crosstalk, and signal delay for closely spaced conductors.
Recently, attempts have been made to use materials other than silicon dioxide. Notable materials include low-density materials, such as aerogels and silsesquioxanes. The dielectric constant of a porous dielectric, such as a silicon dioxide aerogel, can be as low as 1.2. This lower dielectric constant results in a reduction in the RC delay time. However, methods of making aerogels require a supercritical drying step. This step increases the cost and the complexity of semiconductor manufacturing.
Films deposited from hydrogen silsesquioxane (HSQ) resins have been found to possess many of the properties desirable for ILD and PO applications. For example, Haluska et al. (U.S. Pat. No. 4,756,977, Jul. 12, 1988) describe a film deposition technique comprising diluting in a solvent a hydrogen silsesquioxane resin, applying this as a coating to a substrate, evaporating the solvent and ceramifying the coating by heating the substrate in air. Others have found that by ceramifying such a coating in the presence of hydrogen gas (Ballance et al., U.S. Pat. No. 5,320,868, Jun. 14, 1994) or inert gas (European Patent Application 90311008.8), the dielectric constant of the final film may be lowered and/or stabilized as compared to ceramifying in air. Each of these patents discloses the use of silsesquioxane resin dissolved in a solvent. The resulting silsesquioxane solution is coated onto a substrate by a spin-on coating technique. Although these coatings form useful dielectric layers after curing, as device sizes progressively minimize, it is necessary to have available dielectric thin films having a lower dielectric constant than that provided by the simple hydrogen silsesquioxane films.
Films comprising fluorinated siloxane components have low dielectric constants and are appropriate for integrated circuit applications. The fluorinated films are generally formed by CVD of a silicon-containing component and a small molecule that provides a fluorine source. Generally, this process requires the use of fluorine gas, which is both toxic and corrosive. Other methods utilize compounds that are both a source of carbon and fluorine. For example, Lee et al., U.S. Pat. No. 5,660,895, Aug. 26, 1997, discloses a process for the low temperature plasma-enhanced CVD of silicon oxide films using disilane as a silicon precursor and carbon tetrafluoride as a fluorine source.
Although limited effort has been directed towards chemical vapor deposition of silsesquioxane dielectric coatings. See, Gentle, U.S. Pat. No. 5,279,661, Jan. 18, 1994 disclosing CVD of hydrogen silsesquioxane coatings on a substrate, efforts to construct thin films from fluorinated silsesquioxanes have not been reported.
An array of low k thin films of different composition and precursors for these films which can be deposited onto a substrate using CVD would represent a significant advance in the art and would open avenues for continued device miniaturization. Quite surprisingly, the present invention provides such films and precursors.
SUMMARY OF THE INVENTION
It has now been discovered that silsesquioxanes having fluoro groups bonded to the silicon atoms of the silsesquioxane cage are useful precursors for low dielectric constant thin films. The fluorinated silsesquioxane cages are easily prepared using art-recognized techniques and volatile fractions of these molecules can be deposited onto substrates using CVD. Following its deposition onto a substrate, the fluorinated silsesquioxane layer is cured, producing a low k dielectric layer or film.
In a first aspect, the present invention provides a composition comprising a material having the formula [F—SiO
1.5
]
x
[H—SiO
1.5
]
y
, wherein x+y=n, n is an integer between 2 and 30, x is an integer between 1 and n and y is a whole number between 0 and n.
In a second aspect, the present invention provides a method of forming a low k dielectric film. The method comprises vaporizing and depositing on a substrate a material having the formula [F—SiO
1.5
]
x
[H—SiO
1.5
]
y
, wherein x+y=n, n is an integer between 2 and 30, x is an integer between 1 and n and y is a whole number between 0 and n.
In a third aspect, the invention provides a low k dielectric film comprising a material having the formula [H
a
SiO
b
]
c
[F
a
SiO
b
]
d
. In this formula, a is less than or equal to 1, b is greater than or equal to 1.5 and c and d are members independently selected so that they are both greater than 10.
In a fourth aspect, the present invention provides an object comprising a low k dielectric film comprising a material having the formula [H
a
SiO
b
]
c
[F
a
SiO
b
]
d
. In this formula, a is less than or equal to 1, b is greater than or equal to 1.5, and c and d are independently selected and they are both greater than 10.
These and other aspects and advantages of the present invention will be apparent from the detailed description that follows.
REFERENCES:
patent: 2637718 (1953-05-01), Rust
patent: 3615272 (1971-10-01), Collins et al.
patent: 4026868 (1977-05-01), Merrill
patent: 4399266 (1983-08-01), Matsumura et al.
patent: 4609751 (1986-09-01), Hajjar
patent: 4624870 (1986-11-01), Anthony
patent: 4626556 (1986-12-01), Nozue et al.
patent: 4670299 (1987-06-01), Fukuyama et al.
patent: 4694040 (1987-09-01), Hashimoto et al.
patent: 4723978 (1988-02-01), Clodgo et al.
patent: 4749631 (1988-06-01), Haluska et al.
patent: 4753855 (1988-06-01), Haluska et al.
patent: 4756977 (1988-07-01), Haluska et al.
patent: 4808653 (1989-02-01), Haluska et al.
patent: 4822697 (1989-04-01), Haluska et al.
patent: 4847162 (1989-07-01), Haluska et al.
patent: 4849296 (1989-07-01), Haluska et al.
patent: 4895914 (1990-01-01), Saitoh et al.
patent: 4898907 (1990-02-01), Haluska et al.
patent: 4911992 (1990-03-01), Haluska et al.
patent: 4973526 (1990-11-01), Haluska
patent: 4999397 (1991-03-01), Weiss et al.
patent: 5008320 (1991-04-01), Haluska et al.
patent: 5010159 (1991-04-01), Bank et al.
patent: 5045592 (1991-09-01), Weiss et al.
Copenheaver Blaine
Fish Robert D.
Honeywell International , Inc.
Roché Leanna
Rutan & Tucker LLP
LandOfFree
Deposition of fluorosilsesquioxane films does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Deposition of fluorosilsesquioxane films, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Deposition of fluorosilsesquioxane films will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2955295