Depletion mode field effect transistor memory system

Details Depletion mode field effect transistor memory system Depletion mode field effect transistor memory system

1975-09-22

1976-10-12

Hecker, Stuart N.

Communications: electrical

Digital comparator systems

340173R, 357 22, 357 41, G11C 1124, G11C 1140

Patent

active

039861805

ABSTRACT:
The present invention relates to an integrated memory system comprising an array of depletion mode field effect transistors operated in a common control electrode mode to provide an array with the density of metal oxide semiconductor field effect transistor arrays and the speed of bipolar transistor arrays. Each transistor of the array has a gate or control electrode surrounding a channel region of the device which gate is held at a reference potential with respect to the source and drain regions which are selectively biased.
The invention can be utilized in both a random access memory and a read only memory mode. The read only mode is somewhat of a simpler structure capable of a higher density than that of the random access. In both cases a low capacity, high density, high speed memory which is self limiting as to current and which uses a lower power requirement than comparable Bipolar memories is realized.
The field effect transistors of the invention are readily formed using existing processes that will permit bipolar devices to be made on the same chip.

REFERENCES:
patent: 3916390 (1975-10-01), Chang et al.

Affiliated with

Also associated with

Rating

Depletion mode field effect transistor memory system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Depletion mode field effect transistor memory system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Depletion mode field effect transistor memory system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-946918