Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1977-06-30
1978-08-29
Anagnos, Larry N.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307214, 307215, 307218, 307270, 307DIG1, H03K 1908, H03K 1934, H03K 1932, H03K 1760
Patent
active
041106334
ABSTRACT:
Disclosed is a field effect transistor (FET) logic circuit which advantageously combines enhancement and depletion mode field effect transistors. A depletion mode input transistor is connected between an input node and an intermediate node and has its gating electrode connected to a fixed potential such as ground. A self-biased depletion mode field effect load transistor is connected between a positive potential and the same intermediate node to which the gating electrode of one or more enhancement mode field effect transistors are also connected. The source electrodes of the enhancement mode field effect transistors are connected to a fixed source of potential such as ground while the drain electrodes of the enhancement mode field effect transistors provide open drain outputs to similarly constructed subsequent logic stages. A number of these open drain logic outputs may be connected together to form DOT logic configurations and the potential swing at these open drain outputs, being a function of the threshold voltage of the subsequent stage input device, is substantially less than the potential difference between the fixed positive and ground supply potentials.
REFERENCES:
patent: 3623132 (1971-11-01), Green
patent: 3832574 (1974-08-01), Leehan
patent: 3943377 (1976-03-01), Suzuki
patent: 3991326 (1976-11-01), Kawagde et al.
Freeman et al., "Level Shifting Circuit", IBM Tech. Discl. Bull., vol. 18, No. 5, p. 1450, 10/1975.
Lohman, "Applications of MOSFETs in Electronics", SCP and Solid-State Technology, (pub.), pp. 23-29, 3/1966.
Askin et al., "Level Converting Circuit", IBM Tech. Discl. Bull., vol. 18, No. 11, p. 3723, 4/1976.
Elliott et al., "Regenerative TTL Receiver Using Enhancement and Depletion FET Devices", IBM Tech. Discl. Bull., vol. 18, No. 10, pp. 3259-3260, 3/1976.
Blaser Eugene M.
Conrad Donald A.
Anagnos Larry N.
Galanthay Theodore E.
International Business Machines - Corporation
LandOfFree
Depletion/enhancement mode FET logic circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Depletion/enhancement mode FET logic circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Depletion/enhancement mode FET logic circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1635241