Facsimile and static presentation processing – Static presentation processing – Attribute control
Patent
1986-08-27
1988-05-31
Groody, James J.
Facsimile and static presentation processing
Static presentation processing
Attribute control
358 44, 358340, 358167, H04N 5217, H04N 9077, H04N 964
Patent
active
047484993
ABSTRACT:
A circuit for simultaneously obtaining in parallel signals constituting a time division multiplexed signal comprises a first delay circuit supplied with an input time division multiplexed signal and having a delay time corresponding to a duration of one of the signals constituting the time division multiplexed signal, a switching circuit supplied with an output signal of the first delay circuit and the input time division multiplexed signal for carrying out a switching operation for every constant repetition period so as to simultaneously output signals in parallel, a second delay circuit supplied with the output signal of the first delay circuit and having a delay time identical to that of the first delay circuit, an operation circuit supplied with the input time division multiplexed signal and an output signal of the second delay circuit for carrying out a subtraction or an addition, and a non-linear characteristic circuit having an input versus output characteristic which varies non-linearly. The non-linear characteristic circuit is supplied with an output signal of the operation circuit and feeds back an output signal thereof to the time division multiplexed signal.
REFERENCES:
patent: 4242704 (1980-12-01), Ito et al.
patent: 4246610 (1981-01-01), Takahashi
patent: 4268855 (1981-05-01), Takahashi
patent: 4302768 (1981-11-01), Kamura et al.
patent: 4485399 (1984-11-01), Schulz et al.
patent: 4485403 (1984-11-01), Illetschko
patent: 4549213 (1985-10-01), Illetschko
patent: 4563704 (1986-01-01), Hirota
patent: 4571613 (1986-02-01), Fukuda
patent: 4575760 (1986-03-01), Nakagaki et al.
patent: 4587576 (1986-05-01), Hirota et al.
patent: 4607285 (1986-08-01), Hirota et al.
patent: 4618893 (1986-10-01), Hirota et al.
patent: 4626927 (1986-12-01), Hirota et al.
patent: 4641206 (1987-02-01), Iwafune
patent: 4646153 (1987-02-01), Fukuda et al.
patent: 4682251 (1987-07-01), Hirota et al.
Bauer Robert M.
Groody James J.
Victor Company of Japan Ltd.
LandOfFree
Demultiplexing and noise reduction circuit for time division mul does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Demultiplexing and noise reduction circuit for time division mul, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Demultiplexing and noise reduction circuit for time division mul will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1877624