Pulse or digital communications – Equalizers
Reexamination Certificate
2000-11-30
2004-03-16
Corrielus, Jean B. (Department: 2631)
Pulse or digital communications
Equalizers
Reexamination Certificate
active
06707848
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to methods and systems for equalizing and decoding input signal samples in a high-speed communication system. More particularly, the invention relates to a method and a system for equalizing and decoding the trellis code specified in the IEEE 802.3ab standard for Gigabit Ethernet (also called 1000BASE-T standard).
2. Description of Related Art
In recent years, local area network (LAN) applications have become more and more prevalent as a means for providing local interconnect between personal computer systems, work stations and servers. Because of the breadth of its installed base, the 10BASE-T implementation of Ethernet remains the most pervasive if not the dominant, network technology for LANs. However, as the need to exchange information becomes more and more imperative, and as the scope and size of the information being exchanged increases, higher and higher speeds (greater bandwidth) are required from network interconnect technologies. Among the high-speed LAN technologies currently available, fast Ethernet, commonly termed 100BASE-T, has emerged as the clear technological choice. Fast Ethernet technology provides a smooth, non-disruptive evolution from the 10 megabit per second (Mbps) performance of 10BASE-T applications to the 100 Mbps performance of 100BASE-T. The growing use of 100BASE-T interconnections between servers and desktops is creating a definite need for an even higher speed network technology at the backbone and server level.
One of the more suitable solutions to this need has been proposed in the IEEE 802.3ab standard for gigabit Ethernet, also termed 1000BASE-T. Gigabit Ethernet is defined as able to provide 1 gigabit per second (Gbps) bandwidth in combination with the simplicity of an Ethernet architecture, at a lower cost than other technologies of comparable speed. Moreover, gigabit Ethernet offers a smooth, seamless upgrade path for present 10BASE-T or 100BASE-T Ethernet installations.
In order to obtain the requisite gigabit performance levels, gigabit Ethernet transceivers are interconnected with a multi-pair transmission channel architecture. In particular, transceivers are interconnected using four separate pairs of twisted Category-5 copper wires. Gigabit communication, in practice, involves the simultaneous; parallel transmission of information signals, with each signal conveying information at a rate of 250 megabits per second (Mb/s). Simultaneous, parallel transmission of four information signals over four twisted wire pairs poses substantial challenges to bidirectional communication transceivers, even though the data rate on any one wire pair is “only” 250 Mbps.
In particular, the Gigabit Ethernet standard requires that digital information being processed for transmission be symbolically represented in accordance with a five-level pulse amplitude modulation scheme (PAM-5) and encoded in accordance with an 8-state Trellis coding methodology. Coded information is then communicated over a multi-dimensional parallel transmission channel to a designated receiver, where the original information must be extracted (demodulated) from a multi-level signal. In Gigabit Ethernet, it is important to note that it is the concatenation of signal samples received simultaneously on all four twisted pair lines of the channel that defines a symbol. Thus, demodulator/decoder architectures must be implemented with a degree of computational complexity that allows them to accommodate not only the “state width” of Trellis coded signals, but also the “dimensional depth” represented by the transmission channel.
Computational complexity is not the only challenge presented to modern gigabit capable communication devices. Perhaps, a greater challenge is that the complex computations required to process “deep” and “wide” signal representations must be performed in an extremely short period of time. For example, in gigabit applications, each of the four-dimensional signal samples, formed by the four signals received simultaneously over the four twisted wire pairs, must be efficiently decoded within a particular allocated symbol time window of about 8 nanoseconds.
Successfully accomplishing the multitude of sequential processing operations required to decode gigabit signal samples within an 8 nanosecond window requires that the switching capabilities of the integrated circuit technology from which the transceiver is constructed be pushed to almost its fundamental limits. If performed in conventional fashion, sequential signal processing operations necessary for signal decoding and demodulation would result in a propagation delay through the logic circuits that would exceed the clock period, rendering the transceiver circuit non-functional. Fundamentally, then, the challenge imposed by timing constraints must be addressed if gigabit Ethernet is to retain its viability and achieve the same reputation for accurate and robust operation enjoyed by its 10BASE-T and 100BASE-T siblings.
In addition to the challenges imposed by decoding and demodulating multilevel signal samples, transceiver systems must also be able to deal with intersymbol interference (ISI) introduced by transmission channel artifacts as well as by modulation and pulse shaping components in the transmission path of a remote transceiver system. During the demodulation and decoding process of Trellis coded information, ISI components introduced by either means must also be considered and compensated, further expanding the computational complexity and thus, system latency of the transceiver system. Without a transceiver system capable of efficient, high-speed signal decoding as well as simultaneous ISI compensation, gigabit Ethernet would likely not remain a viable concept.
SUMMARY OF THE INVENTION
The present invention provides a feedforward equalizer for equalizing a sequence of signal samples received by a receiver from a remote transmitter. The feedforward equalizer has a gain and is included in the receiver which includes a timing recovery module for setting a sampling phase and a decoder. The feedforward equalizer comprises a non-adaptive filter and a gain stage. The non-adaptive filter receives the signal samples and produces a filtered signal. The gain stage adjusts the gain of the feedforward equalizer by adjusting the amplitude of the filtered signal. The amplitude of the filtered signal is adjusted so that it fits in the operational range of the decoder. The feedforward equalizer does not affect the sampling phase setting of the timing recovery module of the receiver.
The present invention also provides a system for demodulating a sequence of input samples received from a remote transmitter. The system is included in a receiver which has a timing recovery module for setting a sampling phase. The system includes a feedforward equalizer for equalizing the input samples and a decoder system coupled to the feed-forward equalizer to receive and decode the equalized input samples. The feedforward equalizer does not affect the sampling phase setting of the timing recovery module of the receiver.
REFERENCES:
patent: 4713829 (1987-12-01), Eyuboglu
patent: 4870657 (1989-09-01), Bergmans et al.
patent: 4905254 (1990-02-01), Bergmans
patent: 5367536 (1994-11-01), Tsujimoto
patent: 5638409 (1997-06-01), Awata et al.
patent: 5734680 (1998-03-01), Moore et al.
patent: 5734685 (1998-03-01), Bedell et al.
patent: 5774085 (1998-06-01), Yanagimoto et al.
patent: 5777914 (1998-07-01), Larsson et al.
patent: 5793801 (1998-08-01), Fertner
patent: 6047022 (2000-04-01), Reuven
Azadet, Kamran, et al., “Low-Power Equalizer Architectures for High-Speed Modems,” IEEE Communications Magazine, Oct. 1998, pp. 118-126, vol. 36, No. 10, Piscataway, N.J., XP-000785919.
Ferguson, M. J., Optimal Reception for Binary Partial Response Channels, The Bell System Technical Journal, Feb. 1972, pp. 493-505, vol. 51, No. 2, American TElephone and Telegraph Company, New York, XP-002057024.
Raghunath, Kalavai J., et al., Parallel Adaptive Decision Feedback
Abnous Arthur
Agazzi Oscar E.
Hatamian Mehdi
Kruse David
Broadcom Corporation
Corrielus Jean B.
McAndrews Held & Malloy Ltd.
LandOfFree
Demodulator for a multi-pair gigabit transceiver does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Demodulator for a multi-pair gigabit transceiver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Demodulator for a multi-pair gigabit transceiver will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3271947