Demodulation processing circuit with time interval counting feat

Details Demodulation processing circuit with time interval counting feat Demodulation processing circuit with time interval counting feat

1992-11-30

1994-05-17

Perkey, W. B.

Demodulators

Amplitude modulation demodulator

Having specific distortion, noise or other interference...

329313, 360 29, 360 40, 375 23, G03B 1724, H03K 706, G11B 2010, H03D 700

Patent

active

053132360

ABSTRACT:
In a demodulation circuit for demodulating a pulse position modulation (PPM) signal, and a camera having the demodulation circuit, a change in PPM signal is counted by an up/down counter which is switched between count-up and count-down modes every time the PPM signal changes. When a carry signal is output from the counter, the carry signal is latched, and the PPM signal is demodulated into binary data on the basis of the presence/absence of the carry signal in the count-up mode and the carry signal in the count-down mode.

REFERENCES:
patent: 4964139 (1990-10-01), Wash et al.
patent: 5025328 (1991-06-01), Silva
patent: 5115356 (1992-05-01), Silva
patent: 5184161 (1993-02-01), Egawa

Affiliated with

Also associated with

Rating

Demodulation processing circuit with time interval counting feat does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Demodulation processing circuit with time interval counting feat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Demodulation processing circuit with time interval counting feat will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-880459