Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1983-02-14
1986-04-08
Miller, Stanley D.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307350, 307360, H03K 3284, H03K 5153
Patent
active
045815445
ABSTRACT:
A buffer comparator receives input pulses and produces buffer output signals that drive first and second output comparators arranged to operate as an amplitude-sensitive logic circuit that produces a high level output signal when and only when the internal driving signals have an amplitude between first and second threshold levels. In one embodiment, the output of the buffer comparator is applied directly to the non-inverting input terminal of the first logic circuit comparator and through a low resistance resistor to an R-C network and the inverting terminal of the second logic circuit comparator. The remaining input terminals on the logic comparators are connected to a multiple voltage divider that provides lower and upper threshold voltages to the respective comparators. An input pulse applied to the buffer comparator initiates an internal driving signal that charges the capacitor in the R-C network exponentially. While the voltage on the capacitor rises between the lower and upper threshold levels the logic comparators produce a high level output signal. When the input signal terminates, the low resistance resistor reverses the ordinary switching sequence of the logic comparators and prevents the formation of an output pulse at this time. A second embodiment of the invention dispenses with the means to reverse the ordinary switching sequence during discharge of the capacitor in the R-C network and thus provides a second positive-going output pulse at this time.
REFERENCES:
patent: 3611164 (1971-10-01), Day
patent: 3968449 (1976-07-01), Dunnam
patent: 3989959 (1976-11-01), Renirie et al.
patent: 4160175 (1979-07-01), Trout
patent: 4362996 (1982-12-01), Priebe
Subramanian, "Retriggerable Monostable Using a Dual Comparator", New Electron (Great Britian), vol. 12, No. 22, 11/13/79.
National Semiconductor Linear Integrated Circuit Data Book, pp. 5-30.
Callahan Timothy P.
Levine Seymour
Miller Stanley D.
Sperry Corporation
Terry Howard P.
LandOfFree
Delayed monostable multivibrator does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Delayed monostable multivibrator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delayed monostable multivibrator will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2067964