Delayed FIFO status for serial shift emulation

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

3642323, 3642385, 364239, 3642396, 364DIG1, G06F 9455, G06F 1300

Patent

active

056196814

ABSTRACT:
Delay circuitry is used in a circuit to delay the transmission of groups of data until another circuit expects these groups of data. In one embodiment, emulating circuitry is used to emulate the timing of transmitter and receiver UART FIFOs. This emulating circuitry uses delays equal to the amount of time the UART FIFOs take to serially shift out data in the transmitter UART FIFO, and to serially shift in data in the receiver UART FIFO. This allows the modem chip to use a parallel-to-parallel FIFO buffer for the transmitter FIFO buffer and the receiver FIFO buffer.

REFERENCES:
patent: 3851335 (1974-11-01), Elliott
patent: 4425664 (1984-01-01), Sherman et al.
patent: 4441154 (1984-04-01), McDonough et al.
patent: 4525804 (1985-06-01), Mosier et al.
patent: 4641263 (1987-02-01), Perlman et al.
patent: 4651316 (1987-03-01), Kocan et al.
patent: 4700358 (1987-10-01), Duncanson et al.
patent: 4785416 (1988-11-01), Stringer
patent: 4930069 (1990-05-01), Batra et al.
patent: 5062059 (1991-10-01), Youngblood et al.
patent: 5075874 (1991-12-01), Steeves
patent: 5168356 (1992-12-01), Acampora et al.
patent: 5181201 (1993-01-01), Schauss et al.
patent: 5297246 (1994-03-01), Horiuchi et al.
patent: 5303349 (1994-04-01), Warriner et al.
Microcom Reference Manual, "Parallel Port Operation" p. 27, 1993.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Delayed FIFO status for serial shift emulation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Delayed FIFO status for serial shift emulation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delayed FIFO status for serial shift emulation will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2402900

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.