Delay time stabilization circuit

Details Delay time stabilization circuit Delay time stabilization circuit

1996-04-24

1998-06-16

Heckler, Thomas M.

Boots, shoes, and leggings

364490, 395557, G06F 1122

Patent

active

057685703

ABSTRACT:
A delay time stabilization circuit is used in a timing generator which provides a reference timing of a semiconductor IC test system. The delay time stabilization circuit includes a delay control circuit, a period generator which generates period signals necessary for DUT (device under test) testing, a loop forming switch, and a period counter 31 for counting the period in a loop circuit. The calibration process starts by setting the loop forming switch. A start pulse generation circuit generates n pulses when receiving one trigger pulse which pass through a CMOS variable delay circuit and the loop circuit to a 1
divider circuit. The n pulses are divided by n to produce a signal pulse which triggers the start pulse generation circuit. In the DUT testing, the period generator 11 generates the period signal necessary for the testing which is the same repetition rate as generated by the start pulse generation circuit, resulting in the same power dissipation in the calibration process and the DUT testing.

REFERENCES:
patent: 5039893 (1991-08-01), Tomisawa
patent: 5179438 (1993-01-01), Morimoto
patent: 5488325 (1996-01-01), Sato et al.

Affiliated with

Also associated with

Rating

Delay time stabilization circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Delay time stabilization circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay time stabilization circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1738330