Delay stage-interweaved analog DLL/PLL

Details Delay stage-interweaved analog DLL/PLL Delay stage-interweaved analog DLL/PLL

2005-12-08

2008-11-04

Nguyen, Viet Q (Department: 2827)

Static information storage and retrieval

Addressing

Sync/clocking

C365S233100, C327S158000, C327S159000, C327S141000, C327S161000, C327S145000, C327S162000, C327S149000, C327S155000, C327S148000, C327S157000

Reexamination Certificate

active

07447106

ABSTRACT:
A methodology is disclosed that enables the delay stages of an analog delay locked loop (DLL) or phase locked loop (PLL) to be programmed according to the operating condition, which may depend on the frequency of the input reference clock. The resulting optimized delay stages allow for a broad frequency range of operation, fast locking time over a wide range of input clock frequencies, and a lower current consumption at high clock frequencies. Better performance is achieved by allowing the number of analog delay stages active during a given operation to be flexibly set. The deactivation or turning off of unused delay stages conserves power at higher frequencies. The high frequency range of operation is increased by using a flexible number of delay stages for various input clock frequencies. Because of the rules governing abstracts, this abstract should not be used to construe the claims.

REFERENCES:
patent: 4994695 (1991-02-01), Bazes
patent: 5036230 (1991-07-01), Bazes
patent: 5184027 (1993-02-01), Masuda et al.
patent: 5412311 (1995-05-01), Rothermel
patent: 5515403 (1996-05-01), Sloan et al.
patent: 5587709 (1996-12-01), Jeong
patent: 5949260 (1999-09-01), Toda
patent: 6011732 (2000-01-01), Harrison et al.
patent: 6088255 (2000-07-01), Matsuzaki et al.
patent: 6198689 (2001-03-01), Yamazaki et al.
patent: 6232813 (2001-05-01), Lee
patent: 6242954 (2001-06-01), Taniguchi et al.
patent: 6247138 (2001-06-01), Tamura et al.
patent: 6265918 (2001-07-01), Toda
patent: 6337590 (2002-01-01), Millar
patent: 6366148 (2002-04-01), Kim
patent: 6369624 (2002-04-01), Wang et al.
patent: 6570456 (2003-05-01), Mano et al.
patent: 6771103 (2004-08-01), Watanabe et al.
patent: 6845459 (2005-01-01), Lin
patent: 6912666 (2005-06-01), Lin
patent: 7098714 (2006-08-01), Lin
patent: 7149145 (2006-12-01), Kim et al.
patent: 7190755 (2007-03-01), Sung et al.
patent: 7271634 (2007-09-01), Daga et al.
John G. Maneatis, Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques, IEEE Journal, Nov. 1996, 1723-1732, vol. 31, No. 11.

Affiliated with

Also associated with

Rating

Delay stage-interweaved analog DLL/PLL does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Delay stage-interweaved analog DLL/PLL, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay stage-interweaved analog DLL/PLL will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4029823