Delay stage for oscillator circuit and corresponding...

Details Delay stage for oscillator circuit and corresponding... Delay stage for oscillator circuit and corresponding...

2006-09-05

2006-09-05

Pascal, Robert (Department: 2817)

Oscillators

Ring oscillators

C331S017000, C327S057000

Reexamination Certificate

active

07102449

ABSTRACT:
An oscillator delay stage is described. The oscillator delay stage includes at least one differential input; a pair of single ended inverters for each differential input; and, a differential output. With respect to the pair of single ended inverters for each differential input, each pair of single ended inverters further include for their corresponding differential input: i) a first single ended inverter whose input is coupled to a + input of the corresponding differential input; and, ii) a second single ended inverter whose input is coupled to a − input of the corresponding differential input. With respect to the differential output, the differential input further includes: i) a + output that is coupled to each said second single ended inverter output; ii) a − output that is coupled to each said first single ended inverter output.

REFERENCES:
patent: 4884041 (1989-11-01), Walker
patent: 5475344 (1995-12-01), Maneatis et al.
patent: 5673008 (1997-09-01), Sumita
patent: 5841325 (1998-11-01), Knotts et al.
patent: 6005448 (1999-12-01), Pickering et al.
patent: 6304149 (2001-10-01), Kim
patent: 6329849 (2001-12-01), Czarnul et al.
patent: 6462623 (2002-10-01), Horan et al.
patent: 2002/0136343 (2002-09-01), Cranford et al.
patent: 2003/0227333 (2003-12-01), Schmitt et al.
Seog-Jun Lee, Beomsup Kim and Kwyro Lee “A Novel High-Speed Ring Oscillator For Multiphase Clock Generation Using Negative Skewed Delay Scheme”, IEEE Journal Of Solid-State Circuits, vol. 32, Feb. 1997, pp. 289-291.
Chan-Hong Park, .and Beomsup Kim, IEEE, “A Low Noise, 900-MHz VCO In 0.6um CMOS”, IEEE Journal of Solid-State Circuits, vol. 36, No. 6, Jun. 2001, pp. 586-591.
Lizhong Sun and Tadeusz A. Kwasniewski, “A 1.25-GHz 0.35-um Monolithic CMOS PLL Based On A Multiphase Ring Oscillator”, IEEE Journal of Solid-State Circuits, vol. 36, No 6, Jun. 2001, pp. 910-916.
Toby K. Kan, Gerry C.T. Leung and Howard C. Luong, “A 2-V 1.8-GHz Fully Integrated CMOS Dual-Loop Frequency Synthesizer”, IEEE Journal of Solid-State Ciruits, vol. 37, No. 8, Aug. 2002, pp. 1012-1020.

Affiliated with

Also associated with

Rating

Delay stage for oscillator circuit and corresponding... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Delay stage for oscillator circuit and corresponding..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay stage for oscillator circuit and corresponding... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3609070