Pulse or digital communications – Synchronizers – Synchronization failure prevention
Reissue Patent
2000-08-02
2004-03-30
Le, Amanda T. (Department: 2634)
Pulse or digital communications
Synchronizers
Synchronization failure prevention
C375S376000, C375S377000, C330S253000, C330S261000, C330S277000, C327S154000, C327S156000, C327S163000, C327S287000, C327S288000
Reissue Patent
active
RE038482
ABSTRACT:
FIELD OF INVENTION
The present invention relates to clock synchronization circuitry including a cascaded phase locked loop. In particular the present invention relates to a delay stage for a ring oscillator and a fine phase tuning circuitry, both used in the cascaded phase locked loop.
BACKGROUND OF THE INVENTION
Clock synchronization in integrated circuits is typically performed by a phase locked loop (PLL).
Some prior PLLs use a ring oscillator as a voltage controlled oscillator. A ring oscillator is a chain of inversion elements coupled together in a negative feedback fashion, with each element contributing a delay amount which adds up to half an oscillation period. Some prior phase locked loop implementations using ring oscillators suffer phase offset and deadband problems, which are difficult to minimize without compromising one or the other.
One disadvantage of prior ring oscillators is that the number of phase signals that can be generated are limited by the number of inversion elements contained in the ring oscillator. The number of inversion elements is, in turn, limited by the length of time delay contributed by each inversion element. The greater the time delay of the inversion element, the fewer the number of inversion elements that can be included in the ring oscillator.
Another disadvantage of some prior oscillators is that they must include an odd number of inversion elements to develop a phase shift of greater than 180°.
Other prior PLLs use voltage controlled delay line to generate the phase shift necessary for oscillation. Such prior PLLs have a limited delay range, typically a clock period or less. Hence, the frequency of operation of such prior PLLs is very limited. Prior PLLs including delay lines also tend to be susceptible to supply noise because of their use of CMOS inverters, which couple supply noise directly into output signals.
SUMMARY AND OBJECTS OF THE INVENTION
One object of the present invention is to provide a method and circuitry for synchronizing internal device functions to an external clock.
Another object of the present invention is to provide a method and circuitry for clock synchronization that allows phase deadband characteristics to be easily optimized.
Another object of the present invention is to provide a method and circuitry for clock synchronization that allows easy optimization of stability characteristics.
Another object of the present invention is to provide a method and circuitry for clock synchronization that minimizes the affect of the delay of clock buffers.
Another object of the present invention is to provide a method and circuitry for clock synchronization that minimizes the affect of a cock distribution network on loop stability.
A still further object of the present invention is to provide a method and circuitry for clock synchronization that allows easy optimization of loop bandwidth.
A further object of the present invention is to provide a method and circuitry for clock synchronization that provides high rejection of power supply noise.
Another object of the present invention is to provide a method and circuitry for fine phase adjustment with small static phase error and high loop stability.
Another object of the present invention is to provide a method and circuitry for phase adjustment in which there are no boundary conditions or start up conditions to be concerned with.
Another object of the present invention is to provide a method and circuitry for clock synchronization that provides smooth phase adjustment.
Another object of the present invention is to provide a method and circuitry for clock synchronization that is suitable for a wide range of frequencies.
Another object of the present invention is to provide a method and circuitry for clock synchronization that minimizes restart response time after power down.
Another object of the present invention is to provide a method and circuitry for clock synchronization that compensates for the delays associated with data input circuitry and data output circuitry.
A still further object of the present invention is to provide a method and circuitry for clock synchronization that generates an output signal with an controlled phase offset with respect to the input reference signal.
A method of performing phase adjustment in a phase locked loop is described. First, two phase signals are selected from a multiplicity of phase signals. The two selected phase signals are selected by a select signal. Next, an output signal is generated by interpolating between the two selected phase signals. The contribution of each of the two selected phase signals to the output signal is determined by a weighting signal.
Also described is phase tuning circuitry, which includes a phase selector and a phase interpolator. The phase selector selects two phase signals from a multiplicity of phase signals in response to a select signal. The two selected phase signals are coupled to the phase interpolator. The phase interpolator generates an output signal by interpolating between the two selected phase signals. The relative contribution of each of the two selected phase signals to the output signal is determined by a weighting signal.
Also described is a delay stage for a ring oscillator. The ring oscillator includes an even number of cascaded delay stages. Each delay stage includes a differential amplifier, which generates two complementary output signals. Coupled between the complementary output signals, two voltage clamping means limit the peak-to-peak voltage swing of the output signal. Limiting the peak-to-peak voltage swing of the output signal speeds-up the delay stage and allows the ring oscillator to includes a greater number of delay stages.
Other objects, features, and advantages of the present invention will be apparent from the accompanying drawings and the detailed description that follows.
REFERENCES:
patent: 4099266 (1978-07-01), Biggers
patent: 4231104 (1980-10-01), St. Clair
patent: 4247817 (1981-01-01), Heller
patent: 4481625 (1984-11-01), Roberts et al.
patent: 4494021 (1985-01-01), Bell et al.
patent: 4519034 (1985-05-01), Smith et al.
patent: 4600943 (1986-07-01), Tanabe
patent: 4637018 (1987-01-01), Flora et al.
patent: 4641048 (1987-02-01), Pollock
patent: 4785394 (1988-11-01), Fischer
patent: 4808944 (1989-02-01), Taylor
patent: 4811202 (1989-03-01), Schabowski
patent: 4815113 (1989-03-01), Ludwig et al.
patent: 4815202 (1989-03-01), Jackson et al.
patent: 4831338 (1989-05-01), Yamaguchi
patent: 4841551 (1989-06-01), Avaneas
patent: 4845670 (1989-07-01), Nishimoto et al.
patent: 4859970 (1989-08-01), Matsuo et al.
patent: 4860198 (1989-08-01), Takenaka
patent: 4888729 (1989-12-01), Nelson
patent: 4893095 (1990-01-01), Thommen
patent: 4953128 (1990-08-01), Kawai et al.
patent: 5010303 (1991-04-01), Braun
patent: 5036528 (1991-07-01), Le et al.
patent: 5095284 (1992-03-01), Mead
patent: 5126692 (1992-06-01), Shearer et al.
patent: 5140688 (1992-08-01), White et al.
patent: 5142244 (1992-08-01), Glica et al.
patent: 5166641 (1992-11-01), Davis et al.
patent: 5180994 (1993-01-01), Martin et al.
patent: 5182525 (1993-01-01), Theus
patent: 5191301 (1993-03-01), Mullgrav, Jr.
patent: 5198780 (1993-03-01), Kase
patent: 5206550 (1993-04-01), Mehta
patent: 5206609 (1993-04-01), Mijuskovic
patent: 5210236 (1993-05-01), Takayanagi
patent: 5220294 (1993-06-01), Ichikawa
patent: 5239274 (1993-08-01), Chi
patent: 5245637 (1993-09-01), Gersbach et al.
patent: 5285173 (1994-02-01), Reynolds
patent: 5298870 (1994-03-01), Cytera et al.
patent: 5300898 (1994-04-01), Chen et al.
patent: 5302920 (1994-04-01), Bitting
patent: 5361277 (1994-11-01), Grover
patent: 5446418 (1995-08-01), Hara et al.
patent: 5596610 (1997-01-01), Leung et al.
patent: 5818740 (1998-10-01), Agazzi
patent: 6049846 (2000-04-01), Farmwald et al.
patent: 2 197 553 (1988-05-01), None
patent: 61-228720 (1986-10-01), None
patent: WO 89/12936 (1989-12-01), None
patent: WO 91/16680 (1991-10-01), None
S. Khursheed Enam and Asad A. Abidi. “NMOS IC's for Clock and Data Regeneration in Gigabit-per-Second Optical-Fiber Receiv
Horowitz Mark A.
Leung Wingyu
Le Amanda T.
Rambus Inc.
LandOfFree
Delay stage circuitry for a ring oscillator does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Delay stage circuitry for a ring oscillator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay stage circuitry for a ring oscillator will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3188771