Delay matching for clock distribution in a logic circuit

Details Delay matching for clock distribution in a logic circuit Delay matching for clock distribution in a logic circuit

2006-02-21

2006-02-21

Nguyen, Linh My (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Phase shift by less than period of input

C327S251000

Reexamination Certificate

active

07002390

ABSTRACT:
Techniques for compensating for propagation delay differences between signals distributed within a logic circuit. A delay matching circuit mimics the internal clock-to-Q delay produced by a flop. The delay matching circuit is placed in the propagation path of an original signal, such as a clock signal, to be redistributed. In general, the delay matching circuit may include a propagation gate multiplexer have a particular configuration. The delay matching circuit imposes a delay substantially equal to the clock-to-Q delay experienced by divided versions of the original signal. In this manner, the delay matching circuit ensures that the rising and falling edges of the original signal and the divided signal are in substantial alignment, enabling synchronous operation. Hence, the delay matching circuit is capable of synchronizing the redistributed and divided signals.

REFERENCES:
patent: 5428321 (1995-06-01), Yoshida et al.
patent: 6597216 (2003-07-01), Kim

Affiliated with

Also associated with

Rating

Delay matching for clock distribution in a logic circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Delay matching for clock distribution in a logic circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay matching for clock distribution in a logic circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3661562