Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2008-06-17
2008-06-17
Garber, Charles D. (Department: 4125)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S156000, C327S159000
Reexamination Certificate
active
07388415
ABSTRACT:
A Delay Locked Loop (DLL) having a function of periodically executing a locking operation during a power down mode and a locking operation method of the same, which includes a global clock generator, a clock delay unit, and a power down control unit. The power down control unit, in response to some of a plurality of global clock signals, a phase detection signal, and a power down signal, outputs an input clock signal to each of the global clock generator and the clock delay unit. During the power down mode, the clock delay unit is enabled to periodically carry out the locking operation whenever it receives the input clock signal. Therefore, a consumed power of the DLL can be decreased during the power down mode, and a phase difference between an external clock signal and an internal clock signal during the power down mode can be decreased by the periodical locking operation of the clock delay unit, so that the DLL can operate at a fast speed after the power down mode.
REFERENCES:
patent: 2003/0140318 (2003-07-01), Kitahara et al.
patent: 2005/0127963 (2005-06-01), Johnson
patent: 2000-021165 (2000-01-01), None
patent: 2003-272380 (2003-09-01), None
patent: 1020010064123 (2001-07-01), None
patent: 1020030002131 (2003-01-01), None
patent: 20040095965 (2004-11-01), None
patent: 1020040091974 (2004-11-01), None
patent: 1020050081615 (2005-08-01), None
Korean Notice of Allowance for 2006-15011.
Garber Charles D.
Hynix / Semiconductor Inc.
Lowe Hauptman & Ham & Berner, LLP
Rojas Daniel
LandOfFree
Delay locked loop with a function for implementing locking... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Delay locked loop with a function for implementing locking..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay locked loop with a function for implementing locking... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2814076