Delay locked loop in semiconductor memory device and its...

Details Delay locked loop in semiconductor memory device and its... Delay locked loop in semiconductor memory device and its...

2006-01-24

2006-01-24

Callahan, Timothy P. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S149000, C327S142000

Reexamination Certificate

active

06989700

ABSTRACT:
A delay locked loop (DLL) for generating a delay locked clock signal, including: a comparator enable signal generator for generating a comparator enable signal in response to a reset signal and a plurality of clock divided signals; a semi locking detector for generating a semi locking detection signal in response to the comparator enable signal; a phase comparator enabled by the comparator enable signal for receiving a rising edge clock signal and a feed-backed clock signal in order to compare phases of the rising edge clock signal and the feed-backed clock signal and output the comparison result; and a DLL generator for generating the delay locked clock signal in response to the comparison result, wherein the comparator enable signal is generated by enlarging a pulse width of the reset signal by a predetermined amount.

REFERENCES:
patent: 5977801 (1999-11-01), Boerstler
patent: 6018259 (2000-01-01), Lee
patent: 6060928 (2000-05-01), Jun et al.
patent: 6212126 (2001-04-01), Sakamoto
patent: 6242954 (2001-06-01), Taniguchi et al.
patent: 6262608 (2001-07-01), O'Hearcain et al.
patent: 6281728 (2001-08-01), Sung
patent: 6316976 (2001-11-01), Miller, Jr. et al.
patent: 6480033 (2002-11-01), Shinozaki
patent: 6828835 (2004-12-01), Cho
patent: 6919745 (2005-07-01), Lee et al.
patent: 2002/0027451 (2002-03-01), Shinozaki
patent: 2002/0130691 (2002-09-01), Silvestri
patent: 2002/0154718 (2002-10-01), Fong et al.
patent: 2003/0210578 (2003-11-01), Park
patent: 2003-242779 (2003-08-01), None

Affiliated with

Also associated with

Rating

Delay locked loop in semiconductor memory device and its... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Delay locked loop in semiconductor memory device and its..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay locked loop in semiconductor memory device and its... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3540082