Static information storage and retrieval – Addressing – Sync/clocking
Reexamination Certificate
2005-08-01
2009-10-06
Tran, Michael T (Department: 2827)
Static information storage and retrieval
Addressing
Sync/clocking
C365S194000
Reexamination Certificate
active
07599246
ABSTRACT:
A clock applying circuit for a synchronous memory is comprised or a clock input for receiving a clock input signal, apparatus connected to the synchronous memory for receiving a driving clock signal, and a tapped delay line for receiving the clock input signal and for delivering the clock driving signal to the synchronous memory in synchronism with but delayed from the clock input signal, the delay being a small fraction of the clock period or the clock input signal.
REFERENCES:
patent: 2255232 (1941-09-01), Stern
patent: 3413615 (1968-11-01), Botjer et al.
patent: 3676711 (1972-07-01), Ahrons
patent: 4016511 (1977-04-01), Ramsey et al.
patent: 4330852 (1982-05-01), Redwine et al.
patent: 4338569 (1982-07-01), Petrich
patent: 4463440 (1984-07-01), Nishiura et al.
patent: 4496861 (1985-01-01), Bazes
patent: 4506164 (1985-03-01), Higuchi
patent: 4511811 (1985-04-01), Gupta
patent: 4527258 (1985-07-01), Guterman
patent: 4549283 (1985-10-01), McDermott, II
patent: 4604582 (1986-08-01), Strenkowski et al.
patent: 4623805 (1986-11-01), Flora et al.
patent: 4636930 (1987-01-01), Bingham et al.
patent: 4637018 (1987-01-01), Flora et al.
patent: 4638182 (1987-01-01), McAdams
patent: 4673829 (1987-06-01), Gupta
patent: 4754164 (1988-06-01), Flora et al.
patent: 4755704 (1988-07-01), Flora et al.
patent: 4757469 (1988-07-01), Odijk
patent: 4782247 (1988-11-01), Yoshida
patent: 4795985 (1989-01-01), Gailbreath, Jr.
patent: 4845437 (1989-07-01), Mansur et al.
patent: 4926070 (1990-05-01), Tanaka et al.
patent: 4931992 (1990-06-01), Ogihara et al.
patent: 4958091 (1990-09-01), Roberts
patent: 4984202 (1991-01-01), Kawahara et al.
patent: 4994688 (1991-02-01), Horiguchi et al.
patent: 5029136 (1991-07-01), Tran et al.
patent: 5093807 (1992-03-01), Hashimoto et al.
patent: 5101107 (1992-03-01), Stoot
patent: 5101117 (1992-03-01), Johnson et al.
patent: 5109394 (1992-04-01), Hjerpe et al.
patent: 5111063 (1992-05-01), Iwata
patent: 5148399 (1992-09-01), Cho et al.
patent: 5220206 (1993-06-01), Tsang et al.
patent: 5223755 (1993-06-01), Richley
patent: 5243703 (1993-09-01), Farmwald et al.
patent: 5245231 (1993-09-01), Kocis et al.
patent: 5247469 (1993-09-01), McCune, Jr.
patent: 5252867 (1993-10-01), Sorrells et al.
patent: 5272390 (1993-12-01), Watson, Jr. et al.
patent: 5272729 (1993-12-01), Bechade et al.
patent: 5287319 (1994-02-01), Fukumoto
patent: 5287327 (1994-02-01), Takasugi
patent: 5295164 (1994-03-01), Yamamura
patent: 5311483 (1994-05-01), Takasugi
patent: 5317202 (1994-05-01), Waizman
patent: 5319755 (1994-06-01), Farmwald et al.
patent: 5337285 (1994-08-01), Ware et al.
patent: 5371764 (1994-12-01), Gillingham et al.
patent: 5384735 (1995-01-01), Park et al.
patent: 5400370 (1995-03-01), Guo
patent: 5406518 (1995-04-01), Sun et al.
patent: 5410263 (1995-04-01), Waizman
patent: 5412615 (1995-05-01), Noro et al.
patent: 5412697 (1995-05-01), Van Brunt et al.
patent: 5414381 (1995-05-01), Nelson et al.
patent: 5432823 (1995-07-01), Gasbarro et al.
patent: 5440514 (1995-08-01), Flannagan et al.
patent: 5440515 (1995-08-01), Chang et al.
patent: 5444203 (1995-08-01), Gunnarsson
patent: 5459684 (1995-10-01), Nakamura et al.
patent: 5463337 (1995-10-01), Leonowich
patent: 5479128 (1995-12-01), Jan et al.
patent: 5479647 (1995-12-01), Harness et al.
patent: 5497115 (1996-03-01), Millar et al.
patent: 5537068 (1996-07-01), Konno
patent: 5544203 (1996-08-01), Casasanta et al.
patent: 5553276 (1996-09-01), Dean
patent: 5554950 (1996-09-01), Molin
patent: 5570054 (1996-10-01), Takla
patent: 5602771 (1997-02-01), Kajigaya et al.
patent: 5604775 (1997-02-01), Saitoh et al.
patent: 5610543 (1997-03-01), Chang et al.
patent: 5614855 (1997-03-01), Lee et al.
patent: 5619541 (1997-04-01), Van Brunt et al.
patent: 5631593 (1997-05-01), Molin
patent: 5631866 (1997-05-01), Oka et al.
patent: 5648931 (1997-07-01), Obara
patent: 5657481 (1997-08-01), Farmwald et al.
patent: 5703475 (1997-12-01), Lee et al.
patent: 5708622 (1998-01-01), Ohtani et al.
patent: 5714904 (1998-02-01), Jeong
patent: 5729766 (1998-03-01), Cohen
patent: 5734292 (1998-03-01), Shirai et al.
patent: 5777501 (1998-07-01), AbouSeido
patent: 5796673 (1998-08-01), Foss et al.
patent: 5798979 (1998-08-01), Toda et al.
patent: 5809263 (1998-09-01), Farmwald et al.
patent: 5812832 (1998-09-01), Horne et al.
patent: 5818793 (1998-10-01), Toda et al.
patent: 5828250 (1998-10-01), Konno
patent: 5835956 (1998-11-01), Park et al.
patent: 5867432 (1999-02-01), Toda
patent: 5880624 (1999-03-01), Koyanagi et al.
patent: 5986949 (1999-11-01), Toda
patent: 5986968 (1999-11-01), Toda et al.
patent: 5991226 (1999-11-01), Bhullar
patent: 6034901 (2000-03-01), Toda
patent: 6067272 (2000-05-01), Foss et al.
patent: 6067592 (2000-05-01), Farmwald et al.
patent: 6087868 (2000-07-01), Millar
patent: 6150855 (2000-11-01), Marbot
patent: 6205083 (2001-03-01), Foss et al.
patent: 6256248 (2001-07-01), Leung
patent: 6279116 (2001-08-01), Lee
patent: 6282606 (2001-08-01), Holland
patent: 6310821 (2001-10-01), Toda et al.
patent: 6314052 (2001-11-01), Foss et al.
patent: 6327318 (2001-12-01), Bhullar et al.
patent: 6449685 (2002-09-01), Leung
patent: 6496437 (2002-12-01), Leung
patent: 6510101 (2003-01-01), Toda et al.
patent: 6510503 (2003-01-01), Gillingham et al.
patent: 6639869 (2003-10-01), Toda et al.
patent: 6657918 (2003-12-01), Foss et al.
patent: 6657919 (2003-12-01), Foss et al.
patent: 6959016 (2005-10-01), Keeth et al.
patent: 2002/0021617 (2002-02-01), Toda et al.
patent: 2002/0067648 (2002-06-01), Lee
patent: 2003/0117884 (2003-06-01), Toda et al.
patent: 2004/0218429 (2004-11-01), Shim
patent: 0942430 (1999-09-01), None
patent: 62020200 (1987-01-01), None
patent: 0214094 (1990-08-01), None
patent: 434545 (2001-05-01), None
patent: 466490 (2001-12-01), None
patent: 476960 (2002-02-01), None
patent: WO 00/25317 (2000-05-01), None
Nakamura, Kazuyuki, et al., “A 220-MHz Pipelined 16-Mb BiCMOS SRAM with PLL Proportional Self-Timing Generator,”IEEE Journal of Solid-State Circuits, vol. 29, No. 11, pp. 1317-1322(Nov. 1994).
Kushiyama, N., et al., “500 Mbyte/sec Data-Rate 512 Kbits × 9 Dram Using a Novel I/O Interface,” 1992 Symposium on VLSI Circuits Digest of Technical Papers, pp. 66-67 (1992).
Kushiyama, Natsuki, et al., “A 500-Megabyte/s Data-Rate 4.5M Dram,”IEEE Journal of Solid-State Circuits, vol. 28, No. 4, pp. 490-498 (Apr. 1993).
Nakamura, Kazuyuki, et al., “A 220MHz Pipelined 16Mb BiCMOS Sram with PLL Proportional Self-Timing Generator,” IEEE International Solid-State Circuits Conference, Session 15, pp. 258-259, 200-201 & 312(Feb. 18, 1994).
Hatakeyama, Atsushi, et al., “A 256Mb SDRAM Using a Register-Controlled Digital DLL,” Fujitsu Limited, Kawasaki, Japan.
Hatakeyama, Atsushi, et al., “A 256-Mb SDRAM Using a Register-Controlled Digital DLL,”IEEE Journal of Solid-State Circuits, vol. 32, No. 11, pp. 1728-1734 (Nov. 1997).
Efendovich, Avner, et al., “Multifrequency Zero-Jitter Delay-Locked Loop,”IEEE Journal of Solid-State Circuits, vol. 29, No. 1, pp. 67-70 (Jan. 1994).
Choi, Yunho, et al., “16Mbit Synchronous DRAM with 125Mbyte/sec Data Rate,” 1993 Symposium on VLSI Circuits Digest of Technical Papers, pp. 65-66, (1993).
Lee, Thomas H., et al., “A 2.5V Delay-Locked Loop for an 18Mb 500MB/s DRAM,” IEEE International Solid-State Circuits Conference, Session 18, pp. 300-301 (Feb. 18, 1994).
Takai, Yasuhiro, et al., “250 Mbyte/s Synchronous DRAM Using a 3-Stage-Pipelined Architecture,”IEEE Journal of Solid-State Circuits, vol. 29, No. 4, pp. 426-431 (Apr. 1994).
Choi, Yunho, et al., “16-Mb Synchronous DRAM with 125-Mbyte/s Data Rate,”IEEE Journal of Solid-State Circuits, vol. 29, No. 4, pp. 529-533 (Apr. 1994).
Takai, Y., et al., “250 Mbyte/sec Synchronous DRAM Using a 3-Stage-Pipelined Architecture,”1993 Symposium on VLSI Circuits Digest of Technical Papers, pp. 59-60, (1993).
1992 Xerox Presentation re. use of on-chip DLL.
Adler, E., “The Evolution of IBM
Allan Graham
Foss Richard C.
Gillingham Peter B.
Hamilton Brook Smith & Reynolds P.C.
MOSAID Technologies Inc.
Tran Michael T
LandOfFree
Delay locked loop implementation in a synchronous dynamic... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Delay locked loop implementation in a synchronous dynamic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay locked loop implementation in a synchronous dynamic... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4075550