Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2006-10-10
2006-10-10
Le, Dinh T. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S161000, C327S149000
Reexamination Certificate
active
07119591
ABSTRACT:
Delay-locked loop integrated circuits include a delay chain having a plurality of delay chain units. The delay chain may be a binary-weighted delay chain and the delay chain units may be arranged in ascending or descending order (e.g., x1, x2, x4, x8, . . . ) according to delay. Each of the plurality of delay chain units may include a respective phase comparator. Each phase comparator is configured to identify whether a delay provided by the corresponding delay chain unit exceeds a fraction of a period of a reference clock signal applied to an input of the delay chain. This fraction of a period may be equivalent to one-half or other percentage of a period of the reference clock signal. The phase comparators with the delay chain units operate to generate a multi-bit delay value signal, which is provided to a delay chain control circuit.
REFERENCES:
patent: 5317219 (1994-05-01), Lupi et al.
patent: 5374860 (1994-12-01), Llewellyn
patent: 5485490 (1996-01-01), Leung et al.
patent: 5515403 (1996-05-01), Sloan et al.
patent: 5561692 (1996-10-01), Maitland et al.
patent: 5614855 (1997-03-01), Lee et al.
patent: 5719515 (1998-02-01), Danger
patent: 5818769 (1998-10-01), Tweed et al.
patent: 5828257 (1998-10-01), Masleid
patent: 5844954 (1998-12-01), Casasanta et al.
patent: 5847616 (1998-12-01), Ng et al.
patent: 5910740 (1999-06-01), Underwood
patent: 5923597 (1999-07-01), Tweed et al.
patent: 6125157 (2000-09-01), Donnelly et al.
patent: 6134180 (2000-10-01), Kim et al.
patent: 6194937 (2001-02-01), Minami
patent: 6239892 (2001-05-01), Davidson
patent: 6255969 (2001-07-01), Crayford
patent: 6275899 (2001-08-01), Savell et al.
patent: 6285172 (2001-09-01), Torbey
patent: 6285229 (2001-09-01), Chu et al.
patent: 6288574 (2001-09-01), Neary
patent: 6313621 (2001-11-01), Zwack
patent: 6313676 (2001-11-01), Abe et al.
patent: 6348827 (2002-02-01), Fifield et al.
patent: 6356099 (2002-03-01), Lee et al.
patent: 6356158 (2002-03-01), Lesea
patent: 6359489 (2002-03-01), Huang
patent: 6366150 (2002-04-01), Ishimi
patent: 6400202 (2002-06-01), Fifield et al.
patent: 6411142 (2002-06-01), Abbasi et al.
patent: 6424228 (2002-07-01), Ahn et al.
patent: 6469493 (2002-10-01), Muething et al.
patent: 6477110 (2002-11-01), Yoo et al.
patent: 6539072 (2003-03-01), Donnelly et al.
patent: 6664838 (2003-12-01), Talledo
Dehng et al., Clock-Deskew Buffer Using a SAR-Controlled Delay-Locked Loop, IEEE Journal of Solid-State Circuits, vol. 35, No. 8, Aug. 2000, pp. 1128-1136.
Minami et al., A 1-GHz Portable Digital Delay-Locked Loop with Infinite Phase Capture Ranges, IEICE Trans. Electron., vol. E84-C, No. 2, Feb. 2001, pp. 220-228.
Okajima et al., “Digital Delay Locked Loop and Design Technique for High-Speed Synchronous Interface,” IEICE Trans. Electron., vol. E79-C, No. 6, Jun. 1996, pp. 798-806.
Ryan, Kevin, “DDR SDRAM Functionality and Controller Read Data Capture,” Micron Technology, Inc., vol. 8, Issue 3, 1999, pp. 1-24.
Lee et al., “A 2.5 V CMOS Delay-Locked Loop for an 18 Mbit, 500 Megabyte/s DRAM,” IEEE Journal of Solid-State Circuits, vol. 29, No. 12, Dec. 1994, pp. 1491-1496.
Integrated Device Technology Inc.
Le Dinh T.
Myers Bigel & Sibley & Sajovec
LandOfFree
Delay-locked loop (DLL) integrated circuits having... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Delay-locked loop (DLL) integrated circuits having..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay-locked loop (DLL) integrated circuits having... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3685089