Static information storage and retrieval – Addressing – Sync/clocking
Reexamination Certificate
2006-08-29
2006-08-29
Hoang, Huan (Department: 2827)
Static information storage and retrieval
Addressing
Sync/clocking
C365S194000, C327S158000
Reexamination Certificate
active
07099232
ABSTRACT:
An apparatus for detecting locking information of a DLL clock in a semiconductor memory device includes a delayed locked loop for generating a first comparison signal and a first delay end signal; a phase state storing block for receiving the first comparison signal and the first delay end signal to thereby generate a locking selection signal; and a locking information detector for generating a locking state signal presenting the locking information in response to the first comparison signal, the first delay end signal and the locking selection signal.
REFERENCES:
patent: 5956290 (1999-09-01), Matsuzaki
patent: 6119242 (2000-09-01), Harrison
patent: 6201424 (2001-03-01), Harrison
patent: 6222894 (2001-04-01), Lee
patent: 6259290 (2001-07-01), Takada et al.
patent: 6281725 (2001-08-01), Hanzawa et al.
patent: 6327196 (2001-12-01), Mullarky
patent: 6333959 (2001-12-01), Lai et al.
patent: 6346839 (2002-02-01), Mnich
patent: 6437616 (2002-08-01), Antone et al.
patent: 6499111 (2002-12-01), Mullarky
patent: 6518807 (2003-02-01), Cho
patent: 6556488 (2003-04-01), Han
patent: 6570815 (2003-05-01), Kashiwazaki
patent: 01-305634 (1989-12-01), None
patent: 11-126479 (1999-05-01), None
patent: 2001-023383 (2001-01-01), None
Blakely & Sokoloff, Taylor & Zafman
Hoang Huan
Hynix / Semiconductor Inc.
LandOfFree
Delay locked loop device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Delay locked loop device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay locked loop device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3711462