Delay locked loop control circuit

Details Delay locked loop control circuit Delay locked loop control circuit

2002-06-21

2004-10-26

Ho, Hoai (Department: 2818)

Static information storage and retrieval

Addressing

Sync/clocking

C365S194000, C365S230030

Reexamination Certificate

active

06809990

ABSTRACT:

FIELD
The present invention relates generally to integrated circuits, and in particular to memory devices having delay locked loop circuits.
BACKGROUND
Delay locked loop (DLL) circuits reside in many memory devices to receive an external signal to generate an internal signal. The DLL automatically keeps the internal signal synchronized with the external signal. The internal signal usually serves as a reference signal for the memory devices instead of the external signal because the internal signal matches internal operating conditions of the memory devices, such as process, voltage, and temperature, better than the external signal does.
A typical memory device has many memory cells to store data. The memory device writes data into the memory cells during a write mode and reads the data stored in the memory cells during a read mode. The memory device also has other modes of operations.
In some modes of operations, the memory device uses the internal clock signal generated by the DLL. In other modes of operations, the internal clock signal is unused. Therefore, keeping the DLL active all the time wastes power.
SUMMARY OF THE INVENTION
Various embodiments of the invention provide circuits and methods to periodically deactivate a DLL in certain modes of operations of a memory device.
In one aspect, the memory device includes a plurality of memory banks for storing data and a clock path for receiving an external signal to generate an internal signal to control a transfer of the data from the memory banks. The clock path includes a delay locked loop for synchronizing the external and internal signals. The memory device also includes a clock path controller for periodically deactivating the delay locked loop in response to modes of operations of the memory device.
In another aspect, a method of operating a memory device includes generating an internal signal based on an external signal. The method further includes partially deactivating the internal signal within each cycle of a periodic signal when the memory device is in certain modes of operations.


REFERENCES:
patent: 5708611 (1998-01-01), Iwamoto et al.
patent: 5920518 (1999-07-01), Harrison et al.
patent: 6011732 (2000-01-01), Harrison et al.
patent: 6173432 (2001-01-01), Harrison
patent: 6359482 (2002-03-01), Miller et al.
patent: 6381194 (2002-04-01), Li
patent: 6438060 (2002-08-01), Li
patent: 6446180 (2002-09-01), Li et al.
patent: 6525988 (2003-02-01), Ryu et al.
patent: 6556489 (2003-04-01), Gomm et al.
patent: 6605969 (2003-08-01), Mikhalev et al.
patent: 2002/0057119 (2002-05-01), Stubbs et al.
US 6,249,165, 6/2001, Harrison (withdrawn)

Affiliated with

Also associated with

Rating

Delay locked loop control circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Delay locked loop control circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay locked loop control circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3261647