Delay locked loop clock generator

Details Delay locked loop clock generator Delay locked loop clock generator

2002-07-10

2004-08-31

Callahan, Timothy P. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S142000

Reexamination Certificate

active

06784707

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to semiconductor electronic devices, and more particularly to clock generating circuits.
BACKGROUND OF THE INVENTION
Operation of a microprocessor, digital signal processor (DSP) and other integrated circuits, requires a system clock. Many clock generators in high-performance microprocessors employ a phase-locked loop (PLL) in their clock generation schemes to generate a clock signal. Generally, a PLL clock generator has a voltage-controlled oscillator (VCO), and a phase/frequency detector that receives an external reference input signal combined with a feedback input signal from the VCO. The PLL clock generator further includes a charge pump and a loop filter circuit connected in series between the phase/frequency detector and VCO. To generate the clock signal, a first divider circuit receives the VCO output and supplies the feedback input to the phase-frequency detector. A second divider circuit also receives the VCO output and generates the clock signal.
Another known clock generation scheme uses a delay locked loop (DLL). Generally, such systems have an external clock signal fed to a phase detector, a voltage controlled delay line (VCDL), and an input of an exclusive OR (XOR) gate that generates the frequency multiplied clock signal. In this clocking scheme, the phase detector outputs a signal to a loop filter which provides an output signal to the VCDL. The VCDL generates a first output that is fed to the XOR gate to generate a doubled frequency output.
PLL clock generators are known to have several disadvantages in comparison to DLL clock generators. First, a PLL clock generator is a higher-order circuit than a similar DLL clock generator circuit, and as such, is more difficult to design. Second, in a PLL clock generator the loop bandwidth critical for stable operation can change due to process, voltage and temperature variations. Moreover, the VCO output timing uncertainty or jitter accumulates over multiple oscillation cycles and is limited by the time response of the PLL clock generator. Furthermore, as new chip designs operate under increasingly noisy conditions and have delay variations due to power supply/substrate noises, existing PLL clock generators will not be able to provide instantaneous corrections to the delay variations.
DLL clock generators have several inherent advantages over PLL clock generators. DLL clock generators are first-order circuits which are more stable (i.e., have a stable loop operation), and are easily integrated with the loop filter. These advantages enable easier designs of DLL clock generators. Additionally, unlike PLL clock generators, DLL clock generators have no jitter accumulation. Moreover, DLL clock generators are fast locking. While DLL clock generators have advantages as compared to PLL clock generators, PLL generators are preferred for use in generating clock signals due to the difficulty of achieving frequency multiplication using a voltage-control delay line in DLL clock generators.
SUMMARY OF THE INVENTION
A delay locked loop (DLL) clock generator circuit is provided for multiplying a frequency of a reference signal inputted into the DLL circuit. The DLL circuit includes a phase detector that receives the reference signal and a feedback signal of the DLL circuit to compare a phase difference or delay between the reference and feedback signals. Based on the phase difference, the phase detector provides a control voltage which is processed by the DLL circuit to generate a control signal. Preferably, the phase detector is reset by presetting gate voltages of the phased detector prior to receiving the feedback and reference signals. Resetting enables the phase detector to have an expanded locking range between the feedback and reference signals. The control signal is delayed at various time intervals to generate a number of delayed signals inputted into a frequency multiplier of the DLL circuit. Using the delayed signals, the frequency multiplier generates an output clock signal that has a frequency that is a multiple of the frequency of the reference signal.


REFERENCES:
patent: 5179303 (1993-01-01), Searles et al.
patent: 5786715 (1998-07-01), Halepete
patent: 5977801 (1999-11-01), Boerstler
patent: 6100736 (2000-08-01), Wu et al.
patent: 6147525 (2000-11-01), Mitani et al.
patent: 6150855 (2000-11-01), Marbot
patent: 6295328 (2001-09-01), Kim et al.
patent: 6316987 (2001-11-01), Dally et al.
patent: 6342797 (2002-01-01), Lee
patent: 6492919 (2002-12-01), Guinea et al.
patent: WO 97/40576 (1997-10-01), None
K. Kurita, T. Hotta, T. Nakano, and N. Kitamura, “PLL-Based BiCMOS On-Chip Clock Generator for Very High-Speed Microprocessor,” IEEE J. Solid-State Circuits, vol. 26, No. 4, pp. 585-589, Apr. 1991.
I.A. Young, J.K. Greason, and K.L. Wong, “A PLL Clock Generator With 5 to 110 MHz of Lock Range for Microprocessors, ” IEEE J. Solid-State Circuits, vol. 27, No. 11, pp. 1599-1607, Nov. 1992.
J. Alvarez, H. Sanchez, G. Gerosa, and R. Countryman, “A Wide-Bandwidth Low-Voltage PLL for PowerPC™ Microprocessors, ” IEEE J. Solid-State Circuits, vol. 30, No. 4, pp 383-391, Apr. 1995.
V. von Kaenel, D. Aebischer, C. Piguet, and E. Dijkstra, “A 320 MHz, 1.5mW @ 1.35 V CMOS PLL for Microprocessor Clock Generation, ” IEEE J. Solid-State Circuits, vol. 31, No. 11, pp. 1715-1722, Nov. 1996.
V. R. von Kaenel, “A High-Speed, Low-Power Clock Generator for a Microprocessor Application,” IEEE J. Solid-State Circuits, vol. 33, No. 11, pp. 1634-1639, Nov. 1998.
D. W. Boerstler, “A Low-Jitter PLL Clock Generator for Microprocessors with Lock Range of 340-612 MHz, ” IEEE J. Solid-State Circuits, vol. 34, No. 4, pp. 513-579, Apr. 1999.
G. Chien, P. Gray, “A 900-MHz Local Oscillator Using a DLL-Based Frequency Multiplier Technique for PCS Applications, ” IEEE J. Solid-State Circuits, vol. 35, No. 12, pp. 1996-1999, Dec. 2000.
D.J. Foley, M.P. Flynn, “CMOS DLL-Based 2-V 3.2 ps Jitter 1-GHz Clock Synthesizer and Temperature-Compensated Tunable Oscillator, ” IEEE J. Solid-State Circuits, vol., 36, No. 3, pp. 417-423, Mar. 2001.
C. Kim, I.-C. Hwang, S.-M. Kang, “Low-Power Small-Area ±7.28-ps Jitter 1-GHzDLL-Based Clock Generator”, ISSCC 2002, Feb. 5, 2002.
C. Kim, I.-C. Hwang, and S.-M. Kang, “Low-Power Small-Area ±7.28-ps Jitter 1-GHz Clock Generator”, pp. 1-18.

Affiliated with

Also associated with

Rating

Delay locked loop clock generator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Delay locked loop clock generator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay locked loop clock generator will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3294959