Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2011-04-26
2011-04-26
Donovan, Lincoln (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S149000
Reexamination Certificate
active
07932758
ABSTRACT:
A delay locked loop circuit includes a delay replica model unit for reflecting a delay time of an actual output path to a source clock and outputting the reflected source clock as a delay replica clock, a detector for detecting a remaining time after subtracting a time corresponding to a multiple of a clock cycle of the source clock from a time corresponding to a phase difference between the delay replica clock and the source clock, and a delay locking unit for delaying the source clock for a delay time to synchronize a clock generated by delaying the source clock for the detected remaining time of the detector with a phase of the source clock.
REFERENCES:
patent: 6525581 (2003-02-01), Choi
patent: 6853225 (2005-02-01), Lee
patent: 6963235 (2005-11-01), Lee
patent: 7282978 (2007-10-01), Lee
patent: 7358784 (2008-04-01), Kim et al.
patent: 7363563 (2008-04-01), Hissen et al.
patent: 7428286 (2008-09-01), Kim
patent: 7560963 (2009-07-01), Yun et al.
patent: 7609583 (2009-10-01), Booth et al.
patent: 7612620 (2009-11-01), Rausch et al.
patent: 7629829 (2009-12-01), Lee
patent: 7733141 (2010-06-01), Oh
patent: 2007/0069781 (2007-03-01), Kim et al.
patent: 2007/0194821 (2007-08-01), Gomm et al.
patent: 2008/0042705 (2008-02-01), Kim et al.
patent: 2009/0002042 (2009-01-01), Rausch et al.
patent: 2009/0231006 (2009-09-01), Jang et al.
patent: 2009/0273380 (2009-11-01), Shim et al.
patent: 2010/0045353 (2010-02-01), Booth et al.
patent: 2010/0079182 (2010-04-01), Lien et al.
patent: 2010/0097112 (2010-04-01), Panditd et al.
patent: 2010/0117702 (2010-05-01), Jang et al.
patent: 2010/0156488 (2010-06-01), Kim et al.
patent: 2010/0164566 (2010-07-01), Ku
patent: 1020030016281 (2003-02-01), None
patent: 1020050039727 (2005-04-01), None
patent: 1020070035923 (2007-04-01), None
patent: 1020070036564 (2007-04-01), None
Notice of Allowance issued from Korean Intellectual Property Office on Feb. 21, 2011.
Donovan Lincoln
Houston Adam D
Hynix / Semiconductor Inc.
IP & T Group LLP
LandOfFree
Delay locked loop circuit and operation method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Delay locked loop circuit and operation method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay locked loop circuit and operation method thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2655192