Delay locked loop circuit and method for eliminating jitter...

Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

07733139

ABSTRACT:
A delay locked loop circuit includes a phase-frequency detector, a sampler, a charge pump, a bias generator and a voltage-controlled element. The phase-frequency detector outputs at least one difference signal by detecting a phase difference between an input clock signal and a feedback clock signal. The sampler outputs at least one sampled signal by delaying the difference signal in accordance with the input clock signal. The charge pump generates a control voltage in accordance with the sampled signal. The bias generator generates at least one bias voltage in accordance with the control voltage. The voltage-controlled element is controlled with the bias voltage to output the feedback clock signal to the phase-frequency detector in accordance with the input clock signal. A method for eliminating jitter and offset between an input clock signal and an output clock signal in a delay locked loop circuit is also disclosed.

REFERENCES:
patent: 6307906 (2001-10-01), Tanji et al.
patent: 6927611 (2005-08-01), Rhee et al.
patent: 7019572 (2006-03-01), Miki et al.
patent: 7042252 (2006-05-01), Galloway et al.
patent: 7078977 (2006-07-01), Maneatis
patent: 7135934 (2006-11-01), Sanchez et al.
patent: 7251573 (2007-07-01), Sanduleanu et al.
patent: 7310021 (2007-12-01), Familia
patent: 7420428 (2008-09-01), Pera et al.
patent: 7551909 (2009-06-01), Moon et al.
patent: 2005/0024155 (2005-02-01), Huang
patent: 2007/0162806 (2007-07-01), Matsumoto et al.
patent: 2008/0024160 (2008-01-01), Ou-yang et al.
patent: 2009/0074125 (2009-03-01), Lin
patent: 2009/0146704 (2009-06-01), Huang
patent: 2009/0146705 (2009-06-01), Huang
patent: 2009/0147903 (2009-06-01), Kikuchi et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Delay locked loop circuit and method for eliminating jitter... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Delay locked loop circuit and method for eliminating jitter..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay locked loop circuit and method for eliminating jitter... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4229470

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.