Delay locked loop circuit and method

Details Delay locked loop circuit and method Delay locked loop circuit and method

2007-10-23

2007-10-23

Wells, Kenneth B. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S159000, C327S161000

Reexamination Certificate

active

11699268

ABSTRACT:
A delay locked loop includes initialization circuitry that ensures that a DLL is initialized to an operating point that is not to close to either end of a delay vs. control voltage characteristic. The initialization circuitry forces the DLL to initially search for a lock point starting from an initial delay, the delay is varied in one direction, forcing the DLL to skip the first lock point. The initialization circuitry only allows the DLL to vary the delay of the voltage controlled delay loop in the one direction from the initial delay until the operating point is reached.

REFERENCES:
patent: 4338569 (1982-07-01), Petrich
patent: 4604582 (1986-08-01), Strenkowski et al.
patent: 4623805 (1986-11-01), Flora et al.
patent: 4754164 (1988-06-01), Flora
patent: 4755704 (1988-07-01), Flora et al.
patent: 5109394 (1992-04-01), Hjerpe et al.
patent: 5223755 (1993-06-01), Richley
patent: 5272729 (1993-12-01), Bechade et al.
patent: 5317202 (1994-05-01), Waizman
patent: 5440514 (1995-08-01), Flannagan et al.
patent: 5440515 (1995-08-01), Chang et al.
patent: 5544203 (1996-08-01), Casasanta et al.
patent: 5604775 (1997-02-01), Saitoh et al.
patent: 5614855 (1997-03-01), Lee et al.
patent: 5796673 (1998-08-01), Foss et al.
patent: 6067272 (2000-05-01), Foss et al.
patent: 6205083 (2001-03-01), Foss et al.
patent: 6337590 (2002-01-01), Millar
patent: 6504408 (2003-01-01), von Kaenel
patent: 6670834 (2003-12-01), Swanson
patent: 6828835 (2004-12-01), Cho
patent: 6867627 (2005-03-01), Murtagh
patent: 2002/0089361 (2002-07-01), Stubbs et al.
patent: 2004/0264621 (2004-12-01), Mai
patent: 2005/0035798 (2005-02-01), Best
Sidiropoulos, S., et al., “A Semidigital Dual Delay-Locked Loop,”JSSC, vol. 32(11), Nov. 1997, pp. 1683-1692.
Jung, Y.J., et al., “A Dual-Loop Delay-Locked Loop Using Multiple Voltage-Controlled Delay Lines,”JSSC, vol. 36(5), May 2001, pp. 784-791.
Moon, Y., et al., “An All-Analog Multiphase Delay-Locked Loop Using a Replica Delay Line for Wide Range Operation and Low-Jitter Performance,”JSSC, vol. 35(3) Mar. 2000, pp. 377-384.
Larsson, P., “A 2-1600MHz 1.2-2.5V CMOS Clock Recovery PLL with Feedback Phase-Selection and Averaging Phase-Interpolation for Jitter Reduction,”IEEE ISSCC, WA 20.6, 1999, fig. 20.6.3.
Hatakeyama, A., et al., “A 256Mb SDRAM Using a Register-Controlled Digital DLL,” Fujitsu Limited, Kawasaki, Japan, Nov. 1997.
Hatakeyama, A., et al., “A 256Mb SDRAM Using a Register-Controlled Digital DLL,”IEEE Journal of Solid-State Circuits, vol. 32(11), Nov. 1997, pp. 1728-1734.
Efendovich, A., et al., “Multifrequency Zero-Jitter Delay-Locked Loop,”IEEE Journal of Solid-State Circuits, vol. 29(1), Jan. 1994, pp. 67-70.
Lee, T., et al., “A 2.5V Delay-Locked Loop for an 18Mb 500MB/s DRAM,”IEEE International Solid-State Circuits Conference, Session 18, Feb. 1994, pp. 300-301.

Affiliated with

Also associated with

Rating

Delay locked loop circuit and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Delay locked loop circuit and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay locked loop circuit and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3860084