Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2006-06-30
2008-03-25
Cox, Cassanadra (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S149000
Reexamination Certificate
active
07348819
ABSTRACT:
A DLL circuit and a synchronous memory device perform stable operation in a power down mode although the entry and exit into/from the power down mode is repeated rapidly. The synchronous memory device operates in a normal mode and a power down mode. A delay locked loop (DLL) generates a DLL clock having frozen locking information when exiting the power down mode. A controller precludes phase update operation of the DLL when a predetermined time passes after entering the power down mode to thereby obtain a time margin for a phase update operation undertaken in the normal mode.
REFERENCES:
patent: 6031429 (2000-02-01), Shen
patent: 6198689 (2001-03-01), Yamazaki et al.
patent: 6342801 (2002-01-01), Shin
patent: 6456130 (2002-09-01), Schnell
patent: 6650594 (2003-11-01), Lee et al.
patent: 6741507 (2004-05-01), Iwamoto
patent: 6825703 (2004-11-01), Kwak
patent: 6836437 (2004-12-01), Li et al.
patent: 7046061 (2006-05-01), Kwak
patent: 2004/0042282 (2004-03-01), Li et al.
patent: 2005/0060487 (2005-03-01), Barth et al.
patent: 2005/0093599 (2005-05-01), Kwak
patent: 2007/0069773 (2007-03-01), Choi
patent: 2007/0069777 (2007-03-01), Kim
patent: 2007/0070731 (2007-03-01), Choi
patent: 11-185470 (1999-07-01), None
patent: 2005-20686 (2005-01-01), None
patent: 1999-0053733 (1999-07-01), None
Cox Cassanadra
Hynix / Semiconductor Inc.
LandOfFree
Delay locked loop circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Delay locked loop circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay locked loop circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3961486