Delay locked loop apparatus

Details Delay locked loop apparatus Delay locked loop apparatus

2007-02-22

2010-11-09

Donovan, Lincoln (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S149000, C327S153000, C327S161000, C327S175000

Reexamination Certificate

active

07830186

ABSTRACT:
A delay locked loop (DLL) apparatus includes a first delay unit converting a reference clock into a rising clock. A second delay unit converts the reference clock into a falling clock, and a replica delay unit replica-delays the rising clock. A first phase detector compares the phases of the reference clock and the delayed rising clock to output a first detection signal corresponding to the compared phases. A controller synchronizes the rising edge of the rising clock with the rising edge of the reference clock according to the first detection signal of the first phase detector. A second phase detector compares the phases of the synchronized rising clock and the synchronization clock to output a second detection signal corresponding to the compared phases. The DLL apparatus compensates for a skew between an external clock and data and between external and internal clocks by employing a single replica delay unit.

REFERENCES:
patent: 6677792 (2004-01-01), Kwak
patent: 6956418 (2005-10-01), Kwak et al.
patent: 7046059 (2006-05-01), Kwak
patent: 7161397 (2007-01-01), Lee et al.
patent: 7276950 (2007-10-01), Monma et al.
patent: 7282974 (2007-10-01), Lee
patent: 7385428 (2008-06-01), Lee et al.
patent: 7598783 (2009-10-01), Shin et al.
patent: 2007/0182470 (2007-08-01), Heyne
patent: 2008/0001642 (2008-01-01), Yun et al.
patent: 2008/0174350 (2008-07-01), Shin
patent: 1020030090122 (2003-11-01), None
patent: 1020040064862 (2004-07-01), None
patent: 20040095981 (2004-11-01), None
patent: 1020050040565 (2005-05-01), None
Bruno W. Garlepp,et aI; “A Portable Digital DLL for High-Speed CMOS Interface Circuits”, IEEE Journal of Solid-State Circuits, vol. 34, No. 5. May 1999, pp. 632-644.
Kazuyuki Nakamura, et al; “A CMOS 50% Duty Cycle Repeater Using Complementary Phase Blending”, 2000 Symposium on VLSI Circuits Digest of Technical Papers, pp. 48-49.
Jung-Bae Lee, et aI; “Digitally-Controlled DLL and I/O Circuits for 500Mb/s/pin x16 DDR SDRAM”, 2001 IEEE International Solid-State Circuits Conference.
Jong-Tae Kwak, et al; “A Low Cost High Performance Register-Controlled Digital DLL for 1 Gbps x32 DDR SDRAM”, 2003 Symposium on VLSI Circuits Digest of Technical Papers, pp. 283-284.
Dong Uk Lee, et al; “A 2.5Gb/s/pin 256Mb GDDR3 SDRAM with Series Pipelined CAS Latency Control and Dual-Loop Digital DLL”, 2006 IEEE International Solid-State Circuits Conference.
Hyun-Woo Lee, et al; “A Low Power High Performance Register-Controlled Digital DLL for 2Gbps x32 GDDR SDRAM”, Asian Solid-State Circuits Conference, 2005 Nov. 1-3, 2005, pp. 401-404 Digital Object Identifier 10.1109/ASSCC.2005.251750.
Won-Joo Yun, et al; “A Low Power Digital DLL with Wide Locking Range for 3Gbps 512Mb GDDR3 SDRAM”, Solid-State Circuits Conference, 2006, ASSCC 2006. IEEE Asian, Nov. 2006 pp. 323-326 Digital Object Identifier 10.1109/ASSCC.2006.357916.

Affiliated with

Also associated with

Rating

Delay locked loop apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Delay locked loop apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay locked loop apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4165730