Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2011-03-08
2011-03-08
Donovan, Lincoln (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
Reexamination Certificate
active
07902889
ABSTRACT:
A delay locked loop includes a buffer for outputting an internal clock by buffering an external clock, a delay block for delaying the internal clock in response to one of control signals or a selection signal, thereby outputting a delayed clock, a control signal generation block for generating at least one control signal according to a phase difference between the internal clock and a feedback clock generated by delaying the delayed clock by a delay time taken for the internal clock to be output, a selection block for outputting at least one selection signal in response to a signal instructing an off mode of the delay locked loop, thereby controlling a delay time in the delay block, and an output driver for driving the delayed clock.
REFERENCES:
patent: 6166572 (2000-12-01), Yamaoka
patent: 6242954 (2001-06-01), Taniguchi et al.
patent: 6621315 (2003-09-01), Heo et al.
patent: 6768690 (2004-07-01), Kwon et al.
patent: 6791420 (2004-09-01), Unterricker
patent: 6813197 (2004-11-01), Park
patent: 6989700 (2006-01-01), Kim
patent: 7103133 (2006-09-01), Jung
patent: 7106114 (2006-09-01), Taniguchi
patent: 7154311 (2006-12-01), Lim
patent: 7170313 (2007-01-01), Shin
patent: 2002/0097074 (2002-07-01), Kim et al.
patent: 2003/0123597 (2003-07-01), Cho
patent: 2005/0116751 (2005-06-01), Lin et al.
patent: 2007/0069775 (2007-03-01), Ku et al.
patent: 2008/0116950 (2008-05-01), Baek et al.
patent: 2008/0157836 (2008-07-01), Cho
patent: 2005-251370 (2005-09-01), None
patent: 10-2001-0064123 (2001-07-01), None
patent: 102003000334 (2003-01-01), None
patent: 10-2003-0018627 (2003-03-01), None
patent: 102004009381 (2004-11-01), None
patent: 10-2005-0067544 (2005-07-01), None
patent: 10-2006-0036662 (2006-05-01), None
Korean Office Action, with English Translation, issued in corresponding Korean Patent Application No. 9-5-2007-061185565, mailed on Nov. 19, 2007.
Korean Office Action, issued in Korean Patent Application No. 10-2006-0106781, dated on Feb. 1, 2008.
Lee Seong-Jun
You Min-Young
Chen Sibin
Donovan Lincoln
Hynix / Semiconductor Inc.
IP & T Group LLP
LandOfFree
Delay locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Delay locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay locked loop will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2757795