Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2006-06-13
2006-06-13
Callahan, Timothy P. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S047000
Reexamination Certificate
active
07061287
ABSTRACT:
Provided is a delay locked loop comprising: a delay unit for delaying a clock supplied from an external chipset by a predetermined delay amount; a replica for delaying the clock delayed in the delay unit by a delay amount of a clock path and a data path; and a phase detector for generating a signal for controlling the delay amount of the delay unit comparing the clock supplied from the external chipset with a phase of an output of the replica, and generating a reset signal through detection of a change of a clock frequency supplied from the external chipset.
REFERENCES:
patent: 5223755 (1993-06-01), Richley
patent: 5614855 (1997-03-01), Lee et al.
patent: 5757238 (1998-05-01), Ferraiolo et al.
patent: 5815016 (1998-09-01), Erickson
patent: 5875219 (1999-02-01), Kim
patent: 5933058 (1999-08-01), Pinto et al.
patent: 6066988 (2000-05-01), Igura
patent: 6154508 (2000-11-01), Ott
patent: 6222894 (2001-04-01), Lee
patent: 6326826 (2001-12-01), Lee et al.
patent: 6340904 (2002-01-01), Manning
patent: 6470060 (2002-10-01), Harrison
patent: 6504408 (2003-01-01), von Kaenel
patent: 6556489 (2003-04-01), Gomm et al.
patent: 6657463 (2003-12-01), Velez
patent: 6795516 (2004-09-01), Takekawa et al.
patent: 6822494 (2004-11-01), Kim
patent: 6829715 (2004-12-01), Chiao et al.
patent: 6839301 (2005-01-01), Lin et al.
patent: 6859413 (2005-02-01), Phan et al.
patent: 2001/0045868 (2001-11-01), Takeyabu et al.
patent: 2002/0130691 (2002-09-01), Silvestri
patent: 2003/0011414 (2003-01-01), Bell
patent: 2003/0085744 (2003-05-01), Heo et al.
patent: 2005/0174155 (2005-08-01), Heightley et al.
patent: 01146426 (1989-06-01), None
Callahan Timothy P.
Cox Cassandra
Hynix / Semiconductor Inc.
Marshall & Gerstein & Borun LLP
LandOfFree
Delay locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Delay locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay locked loop will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3708895