Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Patent
1995-08-21
1997-03-25
Callahan, Timothy P.
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
327276, 327156, 327244, 327175, 327233, 331 17, H03K 513, H03L 700
Patent
active
056148550
ABSTRACT:
A delay locked loop (DLL) is described in which a phase detector compares the phase of the output of the DLL with that of a reference input. The output of the phase comparator drives a differential charge pump which functions to integrate the phase comparator output signal over time. The charge pump output controls a phase shifter with unlimited range that adjusts the phase of the DLL output so that the output of the phase comparator is high 50% of the time on average. Because the DLL adjusts the phase shifter until the output of the phase detector is high 50% of the time, on average, the relationship of the DLL output clock to the input reference clock depends only on the type of phase detector used. For example, when a data receiver is used as the phase detector in the DLL, the output of the DLL is a clock signal which can be used as a sampling clock for data receivers elsewhere in the system, and is timed to sample data at the optional instant independent of temperature, supply voltage and process variations. Alternatively, a quadrature phase detector may be employed to generate a clock signal that possesses a quadrature (90.degree. ) relationship with a reference clock signal input. This may be used, for example, to generate a transmit clock for a data transmission device. Furthermore, the DLL is controlled to minimize dither jitter while minimizing acquisition time. In addition, duty cycle correcting amplifiers are employed to produce a DLL output clock that has a desired duty cycle, for example 50%. Additionally, the inputs to the charge pump are reversed in alternate quadrants of the phase plane in order to enable unlimited phase shift with a finite control voltage range.
REFERENCES:
patent: 3296517 (1967-01-01), Routh et al.
patent: 3546604 (1970-12-01), White
patent: 3555458 (1971-01-01), Fombonne
patent: 3617855 (1971-11-01), Hisatsu
patent: 3675139 (1972-07-01), Guest
patent: 3771063 (1973-11-01), Barrett
patent: 3825768 (1974-07-01), Grygera
patent: 3863080 (1975-01-01), Steckler
patent: 3911368 (1975-10-01), Tarczy-Hornoch
patent: 3965433 (1976-06-01), Yeh
patent: 3982190 (1976-09-01), Schaefer
patent: 3997772 (1976-12-01), Crochiere et al.
patent: 4021742 (1977-05-01), Machida
patent: 4110641 (1978-08-01), Payne
patent: 4151463 (1979-04-01), Kibler
patent: 4156851 (1979-05-01), Winters
patent: 4178554 (1979-12-01), Sase et al.
patent: 4249095 (1981-02-01), Hsu
patent: 4283682 (1981-08-01), Sifford et al.
patent: 4285006 (1981-08-01), Kurahashi et al.
patent: 4291274 (1981-09-01), Suzuki et al.
patent: 4364082 (1982-12-01), Tonomura et al.
patent: 4373204 (1983-02-01), Brooks
patent: 4383216 (1983-05-01), Dorler et al.
patent: 4394587 (1983-07-01), McKenzie et al.
patent: 4468689 (1984-08-01), Nagashima
patent: 4473762 (1984-10-01), Iwahashi et al.
patent: 4494021 (1985-01-01), Bell et al.
patent: 4506175 (1985-03-01), Reitmeier et al.
patent: 4520321 (1985-05-01), Nakatsugawa et al.
patent: 4547685 (1985-10-01), Wong
patent: 4573022 (1986-02-01), Koga
patent: 4607229 (1986-08-01), Isobe et al.
patent: 4623805 (1986-11-01), Flora et al.
patent: 4635097 (1987-01-01), Tatami
patent: 4638190 (1987-01-01), Hwang et al.
patent: 4641048 (1987-02-01), Pollock
patent: 4644196 (1987-02-01), Flannagan
patent: 4691124 (1987-09-01), Ledzius et al.
patent: 4719365 (1988-01-01), Misono
patent: 4721904 (1988-01-01), Ozaki et al.
patent: 4724337 (1988-02-01), Maeda et al.
patent: 4739194 (1988-04-01), Glasby et al.
patent: 4739279 (1988-04-01), Pion
patent: 4746819 (1988-05-01), Kashiwagi
patent: 4751469 (1988-06-01), Nakagawa et al.
patent: 4785206 (1988-11-01), Hoshi
patent: 4789799 (1988-12-01), Taylor et al.
patent: 4806888 (1989-02-01), Salvage et al.
patent: 4813005 (1989-03-01), Redig et al.
patent: 4814648 (1989-03-01), Hynecek
patent: 4815113 (1989-03-01), Ludwig et al.
patent: 4818901 (1989-04-01), Young et al.
patent: 4845675 (1989-07-01), Krenik et al.
patent: 4866397 (1989-09-01), Kimyacioglu
patent: 4868512 (1989-09-01), Bridgman
patent: 4870303 (1989-09-01), McGinn
patent: 4893094 (1990-01-01), Herold et al.
patent: 4904948 (1990-02-01), Asami
patent: 4924117 (1990-05-01), Tamaru
patent: 4929916 (1990-05-01), Fukuda
patent: 4931675 (1990-06-01), Iwata
patent: 4935701 (1990-06-01), Kawai et al.
patent: 4937476 (1990-06-01), Bazes
patent: 4958133 (1990-09-01), Bazes
patent: 4963817 (1990-10-01), Kohiyama et al.
patent: 4973864 (1990-11-01), Nogami
patent: 4992757 (1991-02-01), Shin'e
patent: 4994773 (1991-02-01), Chen et al.
patent: 5015872 (1991-05-01), Rein
patent: 5057788 (1991-10-01), Ushida et al.
patent: 5077489 (1991-12-01), Gola et al.
patent: 5079519 (1992-01-01), Ashby et al.
patent: 5095233 (1992-03-01), Ashby et al.
patent: 5120954 (1992-06-01), Taniguchi
patent: 5121010 (1992-06-01), Hoshizaki et al.
patent: 5123020 (1992-06-01), Yoshimura et al.
patent: 5126693 (1992-06-01), Gulliver et al.
patent: 5126854 (1992-06-01), Sano
patent: 5128554 (1992-07-01), Hoshizaki
patent: 5132567 (1992-07-01), Purl et al.
patent: 5132640 (1992-07-01), Tanaka et al.
patent: 5148113 (1992-09-01), Wight et al.
patent: 5157276 (1992-10-01), Metz
patent: 5164838 (1992-11-01), Okuda
patent: 5175879 (1992-12-01), Ellingson et al.
patent: 5179303 (1993-01-01), Searles et al.
patent: 5182476 (1993-01-01), Hanna et al.
patent: 5187448 (1993-02-01), Brooks et al.
patent: 5220294 (1993-06-01), Ichikawa
patent: 5223753 (1993-06-01), Lee et al.
patent: 5223755 (1993-06-01), Richley
patent: 5248946 (1993-09-01), Murakami
patent: 5253042 (1993-10-01), Yasuda
patent: 5253187 (1993-10-01), Kaneko et al.
patent: 5281865 (1994-01-01), Yamashita et al.
patent: 5289054 (1994-02-01), Lucas
patent: 5309047 (1994-05-01), Tiede et al.
patent: 5309162 (1994-05-01), Uematsu et al.
patent: 5317288 (1994-05-01), Yung et al.
patent: 5334953 (1994-08-01), Mijuskovic
patent: 5351000 (1994-09-01), Farwell
patent: 5362995 (1994-11-01), Kubo
patent: 5394024 (1995-02-01), Buckenmaier et al.
patent: 5400085 (1995-03-01), Fujiwara et al.
patent: 5410263 (1995-04-01), Waizman
patent: 5422529 (1995-06-01), Lee
patent: 5422918 (1995-06-01), Vartti et al.
patent: 5432480 (1995-07-01), Popescu
patent: 5440274 (1995-08-01), Bayer
patent: 5448200 (1995-09-01), Fernandez et al.
patent: 5488321 (1996-01-01), Johnson
Jeff Barrow, et al., "Eliminate Oscillator From A Loop," Electronic Design, Apr. 27, 1989, pp. 107-108.
Jeff Sonntag and Robert Leonowich, "High Speed Communication ICs," 1990 IEEE International Solid-State Circuits Conference Digest of Technical Papers, Feb. 14-16, 1990, pp. 194-195 & 294.
S. Kharsheed Enam and Asad A. Abidi, "NMOS IC's for Clock and Data Regeneration in Gigabit-per-Second Optical-Fiber Receivers," IEEE Journal of Solid-State Circuits, Dec. 27, 1992, No. 12, New York, pp. 1763-1774.
Lance A. Glasser and Daniel W. Dobberpuhl, "The Design and Analysis of VLSI Circuits," 1985, pp. 306-307.
Hiroshi Miyamoto, et al., "Improved Address Buffers, TTL Input Current Reduction and Hidden Refresh Test Mode in a 4-MB DRAM," IEEE Journal of Solid-State Circuits, vol. 25, No. 2, Apr. 1990, pp. 525-530.
Yiu-Fai Chan, "A-4K CMOS Prom", IEEE Journal of Solid-State Circuits, vol. SC-13, Oct. 1978, pp. 677-680.
H. L. Kalter, et al., "A 50-ns 16-Mb DRAM with a 10-ns Data Rate and On-Chip ECC", IEEE JSSC, vol. 25, No. 5, Oct. 1990, pp. 1118-1127.
J. Petrovick Jr., et al., "A 300k-Circuit ASIC Logic Family", IEEE JSSC, Feb. 1990, pp. 88-89.
T. Wada, et al., "Simple Noise Model and Low-Noise Data-Output Buffer for Ultrahigh-Speed Memories" IEEE JSSC, vol. 25, No. 6, Dec. 1990, pp. 1586-1588.
R. Senthinathan et al., "Simultaneous Switching Ground Noise Calculations for Packaged CMOS Devices" IEEE JSSC, vol. 26, No. 11, Nov. 1991, pp. 1724-1728.
D. Knee, "Programmable Output Pads to Solve System Timing and EMI Problems", Mar. 12, 1992, pp. 1-9.
C. Kilmer, "Process-Independent Delay Driver" IBM Technical Disclosure Bulletin, vol. 23, No. 9, Feb. 1981, pp. 4187-4188.
Patent Abstracts of Japan, vol.. 4, No. 67 (E-11) (549) May 20, 1980 & Japan, Applications, 55 035 516 (Tokyo Shibaura Denki K.K.) Mar. 12, 1980.
D.T
Donnelly Kevin S.
Ho Tsyr-Chyang
Johnson Mark G.
Lee Thomas H.
Callahan Timothy P.
Rambus Inc.
Shin Eunja
LandOfFree
Delay-locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Delay-locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay-locked loop will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2206665