Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Patent
1999-04-30
2000-11-21
Lam, Tuan T.
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
327153, 327158, H03L 706
Patent
active
06150856&
ABSTRACT:
Delay lock loops, signal locking methods, and methods of implementing delay lock loops are described. In one embodiment, a delay lock loop comprises a delay line having first and second inputs and an output. The first input is configured to receive a clock signal. An output model has an input and an output, with the input being operably coupled with the delay line output. The output model is configured to model delays in a system which can be driven by an output clock signal produced by the delay lock loop. A phase detector has a pair of inputs and an output. Phase detector's output is operably coupled with the second input of the delay line. A delay element is interposed between and operably couples both the (a) output of the output model, and (b) the clock signal received by the delay line, with respective inputs of the phase detector. The delay element is configured to present an additional delay to the phase detector which is in addition to the modeled delay provided by the output model. Other embodiments are described.
REFERENCES:
patent: 5638410 (1997-06-01), Kuddes
patent: 5642082 (1997-06-01), Jefferson
patent: 5663665 (1997-09-01), Wang et al.
patent: 5712884 (1998-01-01), Jeong
patent: 5717353 (1998-02-01), Fujimoto
patent: 5744991 (1998-04-01), Jefferson et al.
patent: 5771264 (1998-06-01), Lane
Lam Tuan T.
Micro)n Technology, Inc.
LandOfFree
Delay lock loops, signal locking methods and methods of implemen does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Delay lock loops, signal locking methods and methods of implemen, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay lock loops, signal locking methods and methods of implemen will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1261180