Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2002-03-19
2004-02-17
Callahan, Timothy P. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S149000
Reexamination Certificate
active
06693473
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to integrated circuits, and, more particularly, to a delay lock loop circuit.
BACKGROUND OF THE INVENTION
Clock signals are used in virtually every integrated circuit (IC) to control the operational timing of the IC and/or the transfer of data within and between ICs. For example, all individual circuits or devices, such as, for example, flip-flops and/or latches, in a given IC may change state on a single rising or falling edge of a common clock signal. Relatively large ICs, such as, for example, memory chips, programmable logic arrays, or any other IC that requires clock skew adjustment, include thousands or even millions of such individual circuits or devices. The clock signal is typically applied to a clock input pin of the IC for distribution to each of those numerous devices throughout the IC. Thus, the clock signal is transmitted or propagated from the clock input pin to devices on the IC that are both relatively near to and relatively distant from the clock input pin. By the time the clock signal reaches the devices that are disposed on portions of the IC that are relatively remote from the input pin, the clock signal is likely to have suffered significant propagation delay.
The clock signal received at the IC clock input is hereinafter referred to as the input or reference clock signal REF_CLK, whereas the clock signal received by the last-served device on the IC is hereinafter referred to as the propagated clock signal P_CLK. The propagation delay between the REF_CLK and P_CLK signals, designated hereinafter as t
P
, may cause difficulties in interfacing between ICs and/or slow down the overall operating speed of a system. For example, data may be provided or input to an IC in a time-aligned manner with the reference clock signal, whereas data output from the IC is likely to be provided in a time-aligned manner with the propagated clock signal.
The propagation delay t
P
for a particular IC is dependent at least in part upon the configuration of that particular IC. Thus, for a given IC t
P
is generally fixed. However, t
P
will vary due to external factors, such as, for example, changes in ambient temperature, package temperature, and/or applied voltage. It is beneficial to compensate for the effect of such external factors on the propagation delay t
P
of the reference clock signal by time-aligning the propagated clock signal P_CLK of an IC with the reference clock signal REF_CLK. Delay lock loop circuits are one way in which such time alignment is performed.
Delay lock loop (DLL) circuits receive the reference clock signal REF_CLK and produce an output clock signal CLK_OUT that is advanced or delayed relative to the reference clock signal REF_CLK. For convenience, all signals produced by a DLL will hereinafter be referred to as being delayed relative to the REF_CLK signal regardless of whether the particular signal is actually advanced or delayed relative to the reference clock signal. A DLL delays the output clock signal CLK_OUT by an amount of time that is approximately equal to the propagation delay t
P
of the IC, i.e., the amount of time required for the reference clock signal REF_CLK to propagate through the IC. Further, a DLL adjusts the CLK_OUT signal to compensate for changes in t
P
due to the aforementioned external factors. Devices formed on portions of the IC that are proximate the clock input pin are typically supplied with the REF_CLK signal, whereas devices formed on portions of the IC relatively distant from the input clock signal are typically supplied with the CLK_OUT signal. Thus, all devices on the IC receive clock signals that are aligned in time.
The DLL adjusts the amount of time by which the CLK_OUT signal is delayed relative to the REF_CLK signal by comparing the REF_CLK signal to a feedback clock signal FB_CLK. The FB_CLK signal is essentially a delayed version of the CLK_OUT signal. The FB_CLK signal is delayed by a feedback delay circuit that models the propagation delay through an integrated circuit. The time delay of the FB_CLK signal relative to the CLK_OUT signal is, for example, proportional or equal to the propagation delay t
P
of the IC under the predefined operating conditions. As the external factors affect the propagation delay through the IC, they also affect the time delay introduced by the feedback delay circuit.
The CLK_OUT signal is essentially a delayed version of the REF_CLK signal. The delay of the CLK_OUT signal is adjusted by a forward delay circuit having a forward delay line, such as, for example, a predetermined number of buffers or invertors connected together in series. The length of the forward delay line is adjusted based upon a comparison of the REF_CLK signal to the feedback clock signal FB_CLK, to thereby adjust the delay of the CLK_OUT signal and to time align the CLK_OUT signal to the REF_CLK signal at the end of the clock tree. Thus, changes in the propagation delay due to the external factors are compensated for and the clock signals are time aligned for a range of operating conditions and parameters.
In designing DLLs, a tradeoff between conflicting design goals has heretofore been required. The first design goal of a conventional DLL is to provide a maximum delay time approximately equal to the longest anticipated cycle time (i.e., the lowest operating frequency) of the REF_CLK signal to ensure alignment of the signals under worst-case operating conditions. The second design goal is to provide high resolution, i.e., small time increments, in the adjustment of the delay of the CLK_OUT signal, to maximize time alignment of the clocks and, therefore, the operating speed of the IC. Satisfying both of those goals results in a DLL requires a delay line with a multitude of power-consuming delay stages. The multitude of delay stages provides the high resolution and wide frequency adjustment range, but consumes large amounts of power and time to reach a locked state wherein the clock signals are aligned. Further, such long delay stages consume valuable space on the substrate of the integrated circuit.
Therefore, what is needed in the art is a DLL that achieves a relatively high resolution with relatively few delay stages.
Furthermore, what is needed in the art is a DLL that achieves a given delay time with fewer delay stages.
SUMMARY OF THE INVENTION
The present invention provides a delay lock loop circuit for time aligning a reference clock signal with an internal feedback clock signal that tracks changes in the propagation delay of an integrated circuit.
The invention comprises, in one form thereof, a delay lock loop circuit that includes a forward delay circuit having a plurality of delay elements. Each delay element has a delay time of one unit delay time. The forward delay circuit and each of the delay elements are powered by a supply voltage. The supply voltage is set to thereby set the duration of a unit delay time.
An advantage of the present invention is that the unit delay time is adjusted to a predetermined and desired value by adjusting the voltage level supplied to the delay line by the voltage supply Thus, the DLL can be tailored to specific applications.
A further advantage of the present invention is that the unit delay time can be increased, thereby in effect lengthening the forward delay line, without adding additional delay stages to or changing the design of the DLL.
A still further advantage of the present invention is that the unit delay time can be decreased, thereby increasing the resolution of the DLL, without decreasing the number of delay stages or changing the design of the DLL.
REFERENCES:
patent: 5339020 (1994-08-01), Siligoni et al.
patent: 5359303 (1994-10-01), Mirow
patent: 5926046 (1999-07-01), Uchida
patent: 6229364 (2001-05-01), Dortu et al.
patent: 6259612 (2001-07-01), Itoh
patent: 6438067 (2002-08-01), Kuge et al.
Alexander George W.
Lee Jinhwan
Callahan Timothy P.
FitzGerald Esq. Thomas R.
Infineon - Technologies AG
Nguyen Linh
LandOfFree
Delay lock loop having a variable voltage regulator does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Delay lock loop having a variable voltage regulator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay lock loop having a variable voltage regulator will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3300993