Delay lock loop delay adjusting method and apparatus

Details Delay lock loop delay adjusting method and apparatus Delay lock loop delay adjusting method and apparatus

2007-09-11

2007-09-11

Tsai, Carol S. W. (Department: 2857)

Data processing: measuring, calibrating, or testing

Measurement system in a specific environment

Electrical signal parameter measurement system

C702S107000, C714S744000, C714S814000, C714S815000, C714S745000

Reexamination Certificate

active

11480234

ABSTRACT:
Systems and methods for synchronizing communication between devices include using a test circuit to measure a propagation time through a delay circuit. The propagation time is used to determine an initial delay value within a delay lock loop. This delay value is then changed until a preferred delay value, resulting in synchronization, is found. In various embodiments, used of the initial delay value increases the speed, reliability or other beneficial features of the synchronization.

REFERENCES:
patent: 6085345 (2000-07-01), Taylor
patent: 6160805 (2000-12-01), Averbuch et al.
patent: 6263463 (2001-07-01), Hashimoto
patent: 6421801 (2002-07-01), Maddux et al.
patent: 6584591 (2003-06-01), Taylor
patent: 6604213 (2003-08-01), Nurser
patent: 6636110 (2003-10-01), Ooishi et al.
patent: 6693449 (2004-02-01), Gorgen
patent: 6774687 (2004-08-01), Gomm et al.
patent: 6873939 (2005-03-01), Zerbe et al.
patent: 6900685 (2005-05-01), Silvestri
patent: 7068085 (2006-06-01), Gomm et al.
patent: 7137048 (2006-11-01), Zerbe et al.
patent: 7142032 (2006-11-01), Silvestri
patent: 7184329 (2007-02-01), Silvestri
U.S. Appl. No. 11/552,944, filed Oct. 25, 2006, Adrian Ong, Integrated Circuit Testing Module Configured for Set-up and Hold Time Testing.
U.S. Appl. No. 11/552,938, filed Oct. 25, 2006, Adrian Ong, Integrated Circuit Testing Module Including Signal Shaping Interface.
U.S. Appl. No. 11/538,799, filed Oct. 4, 2006, Adrian Ong, Testing and Recovery in a Multilayer Device.
U.S. Appl. No. 11/479,061, filed Jun. 30, 2006, Adrian Ong, Integrated Circuit Test Array Including Test Module.
U.S. Appl. No. 11/472,016, filed Jun. 20, 2006, Adrian Ong, Shared memory bus architecture for system with processor and memory units.
U.S. Appl. No. 11/443,872, filed May 30, 2006, Adrian Ong, Integrated Circuit Testing Module Including Command Driver.
U.S. Appl. No. 11/370,795, filed Mar. 7, 2006, Adrian Ong, Integrated Circuit Testing Module Including Address Generator.
U.S. Appl. No. 11/370,769, filed Mar. 7, 2006, Adrian Ong, Integrated Circuit Testing Module Including Data Generator.
U.S. Appl. No. 11/369,878, filed Mar. 6, 2006, Adrian Ong, Integrated Circuit Testing Module Including Data Compression.
U.S. Appl. No. 11/304,445, filed Dec. 14, 2005, Adrian Ong, Integrated circuit testing module.
U.S. Appl. No. 11/258,484, filed Oct. 24, 2005, Adrian Ong, Component testing and recovery.
U.S. Appl. No. 11/223,286, filed Sep. 9, 2005, Adrian Ong, Shared bond pad for testing a memory within a packaged semiconductor device.
U.S. Appl. No. 11/208,099, filed Aug. 18, 2005, Adrian Ong, A Processor Memory Unit for Use in System-in-Package and System-in-Module Devices.
U.S. Appl. No. 11/207,665, filed Aug. 18, 2005, Adrian Ong, Electronic device having an interface supported testing mode.
U.S. Appl. No. 11/207,518, filed Aug. 19, 2005, Adrian Ong, Architecture and method for testing of an integrated circuit device.
U.S. Appl. No. 11/108,385, filed Apr. 18, 2005, Adrian Ong, Bonding Pads for Testing of a Semiconductor Device.
U.S. Appl. No. 11/083,473, filed Mar. 18, 2005, Adrian Ong, Internally Generating Patterns for Testing in an Integrated Circuit Device.
U.S. Appl. No. 10/877,687, filed Jun. 25, 2004, Adrian Ong, Multiple Power Levels For a Chip Within a Multi-Chip Semiconductor Package.
U.S. Appl. No. 10/205,883, filed Jul. 25, 2002, Adrian Ong, Internally generating patterns for testing in an integrated circuit device.
U.S. Appl. No. 09/681,053, filed Dec. 12, 2000, Mahadev S. Kolluru, Embedded memory architecture for video applications.
U.S. Appl. No. 11/744,815, filed May 4, 2007, Adrian Ong, Integrated Circuit Testing Module Including Multiplexed Inputs.

Affiliated with

Also associated with

Rating

Delay lock loop delay adjusting method and apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Delay lock loop delay adjusting method and apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay lock loop delay adjusting method and apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3754079