Delay line separator for data bus

Details Delay line separator for data bus Delay line separator for data bus

1995-02-03

1997-04-08

Bocure, Tesfaldet

Pulse or digital communications

Synchronizers

Self-synchronizing signal

375371, 327284, H04C 702, H04C 700

Patent

active

056195419

ABSTRACT:
The delay line separator extracts a clock signal from a combined data/clock encoded signal received over a serial data bus, despite the presence of significant duty cycle distortion. Such distortion affects the width of symbols within received data packets but does not affect the timing between successive rising edges within the received pulse string. To extract the chock signal from the distorted signal, the separator exploits a pre-filter circuit which generates 2 -nanosecond pulses synchronized with each rising edge in the received signal. A 20-nanosecond pulse train is transmitted down a delay line having twelve delay elements. Circuits are connected to every other delay element within the delay line for generating 10-nanosecond pulses, synchronized with each rising edge of the pulse train. Outputs from the circuits are combined using an OR gate to yield a 10-nanosecond clock signal. The pre-filter generates 20-nanosecond pulses, rather than 10-nanosecond pulses, to ensure that the pulses successfully propagate the entire length of the delay line, despite the presence of significant dispersion within each delay element. Additional circuits are tapped into the delay elements, as desired, to generate additional clock signals delayed by 5- or 10-nanosecond intervals.

REFERENCES:
patent: 4435687 (1984-03-01), Nadan et al.
patent: 4513427 (1985-04-01), Borriello et al.
patent: 4805197 (1989-02-01), Van Der Jagt et al.
patent: 4841551 (1989-06-01), Avaneas
patent: 5023891 (1991-06-01), Johnson
patent: 5127026 (1992-06-01), Kelly et al.
patent: 5163067 (1992-11-01), Wight et al.
patent: 5229843 (1993-07-01), Dorsman
patent: 5412697 (1995-05-01), Van Brunt et al.
patent: 5412698 (1995-05-01), Van Brunt et al.
"Digital Communications Fundamentals and Applications" Bernard Shlar, Prentice Hall, 1985, pp. 78-82.

Affiliated with

Also associated with

Rating

Delay line separator for data bus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Delay line separator for data bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay line separator for data bus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2401907