Delay line periodically operable in a closed loop

Details Delay line periodically operable in a closed loop Delay line periodically operable in a closed loop

2006-01-06

2008-09-16

Richards, N. Drew (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Having specific delay in producing output waveform

C327S149000, C327S158000, C327S261000, C327S265000, C327S277000, C327S284000

Reexamination Certificate

active

07425858

ABSTRACT:
A delay line is periodically configured into a delay-locked loop for calibration purposes. That is, the delay line is operated in an open loop mode during a first time period in which a signal, such as an aperiodic signal, is the input signal into the delay line. Periodically, the delay line is configured into a delay-locked loop and the delay line is recalibrated based on a periodic signal supplied to the delay-locked loop.

REFERENCES:
patent: 5465065 (1995-11-01), Stevens
patent: 5652530 (1997-07-01), Ashuri
patent: 6337590 (2002-01-01), Millar
patent: 6496048 (2002-12-01), Sikkink
patent: 6633190 (2003-10-01), Alvandpour et al.
patent: 6670835 (2003-12-01), Yoo
patent: 6959062 (2005-10-01), Stubbs
patent: 7109767 (2006-09-01), Amick et al.
patent: 7126429 (2006-10-01), Mitric
patent: 7271634 (2007-09-01), Daga et al.
patent: 2003/0199262 (2003-10-01), Chung
patent: 2003/0226053 (2003-12-01), Khieu et al.
patent: 2004/0046589 (2004-03-01), Gauthier et al.
patent: 2004/0125905 (2004-07-01), Vlasenko et al.
patent: 2004/0202266 (2004-10-01), Gregorius et al.
patent: 2007/0230646 (2007-10-01), Talbot et al.
patent: 1601130 (2005-11-01), None
U.S. Appl. No. 11/286,454, filed Nov. 23, 2005, entitled: “Delay-Locked Loop having a Plurality of Lock Modes,” naming inventors Anand Daga et al.
U.S. Appl. No. 11/240,231, filed Sep. 30, 2005, entitled: “Voltage Controlled Delay Line (VCDL) Having Embedded Multiplexer and Interpolation Functions,” naming inventors Rohit Kumar and Anand Daga.
Garlepp, Bruno W., et al., “A Portable Digital DLL for High-Speed CMOS Interface Circuits,” IEEE Journal of Solid-State Circuits, vol. 34, No. 5, May 1999, pp. 632-644.
Maneatis, John G., “Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques,” IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996, pp. 1723-1732.
Sidiropoulos, Stafanos and Horowitz, Mark A., “A Semidigital Dual Delay-Locked Loop,” IEEE Journal of Solid-State Circuits, vol. 32, No. 11, Nov. 1997, pp. 1683-1692.
Ng, Hiok-Tiaq, et al., “A Second-Order Semidigital Clock Recovery Circuit Based on Injection Locking,” IEEE Journal of Solid-State Circuits, IEEE Service Center, Piscataway, NJ, US, vol. 38, No. 12, Dec. 2003, pp. 2101-2110.

Affiliated with

Also associated with

Rating

Delay line periodically operable in a closed loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Delay line periodically operable in a closed loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay line periodically operable in a closed loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3976340