Delay circuits using negative resistance CMOS circuits

Details Delay circuits using negative resistance CMOS circuits Delay circuits using negative resistance CMOS circuits

1976-06-14

1977-02-01

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307205, H03K 1704, H03K 1760, H03K 1908, H03K 1920

Patent

active

T09550062

ABSTRACT:
A negative resistance circuit constructed of complementary field effect transistors has several applications. A voltage change at an input to the negative resistance circuit alters the current at the input node in a direction inverse to that normally caused by such a voltage change. The circuit can be used to speed up the charging or the discharging of a circuit node capacitance.

Affiliated with

Also associated with

Rating

Delay circuits using negative resistance CMOS circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Delay circuits using negative resistance CMOS circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay circuits using negative resistance CMOS circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1085354