Delay circuit with reference pulse generator to reduce...

Details Delay circuit with reference pulse generator to reduce... Delay circuit with reference pulse generator to reduce...

2008-06-04

2009-10-27

Luu, An T (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Having specific delay in producing output waveform

C327S263000, C327S265000

Reexamination Certificate

active

07609103

ABSTRACT:
A delay circuit to generate and output a delayed signal delayed from an input signal includes a reference pulse generating circuit to generate a reference pulse train in response to the input of the input signal, the reference pulse generating circuit having a feedback circuit containing a delay portion to determine a time interval between the reference pulses, a counter to output count signals based on a reference clock, the counter receiving the reference pulse train generated by the reference pulse generating circuit as the reference clock, and a delayed signal output circuit to generate and output the delayed signal based on the input signal and the count signals.

REFERENCES:
patent: 7253672 (2007-08-01), Gomm et al.

Affiliated with

Also associated with

Rating

Delay circuit with reference pulse generator to reduce... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Delay circuit with reference pulse generator to reduce..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay circuit with reference pulse generator to reduce... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4139764