Delay circuit having one of a plurality of delay lines which may

Details Delay circuit having one of a plurality of delay lines which may Delay circuit having one of a plurality of delay lines which may

1989-04-19

1992-02-11

Miller, Stanley D.

Electrical transmission or interconnection systems

With nonswitching means responsive to external nonelectrical...

Temperature responsive

307605, 307606, 307597, 328 55, 328 66, H03K 5159

Patent

active

050878425

ABSTRACT:
The delay period of a delay circuit is maintained, over time, near to a desired delay, by generating information representative of the present delay period of the delay circuit, and altering the delay period, from time to time during operation, based on the present delay information and the desired delay. The present delay is measured by a reference circuit having a delay characteristic corresponding to the delay characteristic of the delay circuit. Both the reference and multiple delay circuits are formed with the same configuration on a single integrated circuit.

REFERENCES:
patent: 4494021 (1985-01-01), Bell et al.
patent: 4504749 (1985-03-01), Yoshida
patent: 4623805 (1986-11-01), Flora et al.
patent: 4626716 (1986-12-01), Miki
patent: 4641048 (1987-02-01), Pollock
patent: 4737670 (1988-04-01), Chau

Affiliated with

Also associated with

Rating

Delay circuit having one of a plurality of delay lines which may does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Delay circuit having one of a plurality of delay lines which may, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay circuit having one of a plurality of delay lines which may will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-783542