Delay circuit having at least one all-pass network

Details Delay circuit having at least one all-pass network Delay circuit having at least one all-pass network

1989-02-22

1990-04-17

Mullins, James B.

Amplifiers

With semiconductor amplifying device

Including signal feedback means

307520, 330302, H03F 134

Patent

active

049184024

ABSTRACT:
A third-order all-pass network for a delay circuit is formed by four coupled transconductors (G.sub.10 to G.sub.13) which are each represented by two transistors whose bases constitute the inputs and whose collectors constitute the outputs of the transconductor. A first input of these transconductors (G.sub.10 to G.sub.13) is connected to ground (3). Between the second inputs (25,26) of the first transconductor (G.sub.10) and the second transconductor (G.sub.11) a first capacitor (C.sub.1) is arranged, between the second inputs (26,27) of the second transconductor (G.sub.11) and the third transconductor (G.sub.12) a second capacitor (C2) is arranged, and between the second inputs (27,28) of the third transconductor (G.sub.12) and the fourth transconductor (G.sub.13) and a third capacitor (C3) is arranged. Further, a fourth capacitor (C4) is arranged between the second inputs (25,27) of the first transconductor (G.sub.10) and the third transconductor (G.sub.12), a fifth capacitor (C5) is arranged between the second inputs (26,28) of the second transconductor (G.sub.11) and the fourth transconductor (G.sub.13), and a sixth capacitor (C6) is arranged between the second inputs (25,28) of the first transconductor (G.sub.10) and the fourth transconductor (G.sub.13). The third (C3), fourth (C4) and sixth (C6) capacitors reduce resonance tendencies of the circuit and consequent resonance rise symptoms as a result of parasitic effects.

REFERENCES:
patent: 4675616 (1987-06-01), Yamashita
Voorman, "International of Analog Filters in a Bipolar Process", IEEE Journal of Solid-State Circuits, vol. SC-17, No. 4, Aug. 1982, pp. 713-722.

Affiliated with

Also associated with

Rating

Delay circuit having at least one all-pass network does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Delay circuit having at least one all-pass network, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay circuit having at least one all-pass network will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1055296