Delay circuit and method

Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Having specific delay in producing output waveform

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C327S284000

Reexamination Certificate

active

07042266

ABSTRACT:
A delay circuit does not lead to excessive increase in the delay time even if the source voltage drops, and enables to control the delay time from increasing. The delay circuit is designed to delay a logic signal SIN having two logic levels consisting of a low level and a high level, such that the delay times are different for the high and low levels, and the circuit chooses either the low level or the high level and targets a logic level having a shorter delay time. That is, n-MOS transistors N11, N12and p-MOS transistors P11, P12are provided as MOS capacitors, so as to change from the off-state to the on-state during the transition period of a signal that appears on each node disposed on a delay path of logic signals. Such a circuit design enables to control source-voltage dependence of delay time so that, even if the source voltage drops, delay times are not increased excessively.

REFERENCES:
patent: 4803665 (1989-02-01), Kasa
patent: 4970694 (1990-11-01), Tanaka et al.
patent: 5006738 (1991-04-01), Usuki et al.
patent: 5055713 (1991-10-01), Watanabe et al.
patent: 5115146 (1992-05-01), McClure
patent: 5124574 (1992-06-01), Ibaraki
patent: 5459424 (1995-10-01), Hattori
patent: 5672990 (1997-09-01), Chaw
patent: 5764090 (1998-06-01), Yeh et al.
patent: 5825698 (1998-10-01), Kim et al.
patent: 5905391 (1999-05-01), Mooney
patent: 5929681 (1999-07-01), Suzuki
patent: 6037815 (2000-03-01), Togami
patent: 6040713 (2000-03-01), Porter et al.
patent: 6154078 (2000-11-01), Stave
patent: 6185129 (2001-02-01), Seo
patent: 6414363 (2002-07-01), Mizuguchi
patent: 6492972 (2002-12-01), Kubota et al.
patent: 06208790 (1994-07-01), None
patent: 1998-060577 (1998-10-01), None
patent: 1998-071343 (1998-10-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Delay circuit and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Delay circuit and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay circuit and method will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3602800

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.