Coded data generation or conversion – Code generator or transmitter
Patent
1996-07-12
1998-06-09
Hofsass, Jeffery
Coded data generation or conversion
Code generator or transmitter
365174, 327141, G08C 1912
Patent
active
057641781
ABSTRACT:
An improved delay characteristic compensation circuit for a memory device which is capable of constantly maintaining the characteristic of the delay path by connecting or disconnecting the delay devices to the delay path by detecting quickly the variation of the supply voltage, which includes a signal delay unit for sequentially delaying an input signal; a voltage variation detector for detecting a variation of a digital supply voltage and adjusting the level of a divide voltage with respect to the supply voltage at a predetermined ratio; a code data generator for generating a code data in accordance with the voltage adjusted by the voltage variation detector; and a delay characteristic compensation unit for connecting a predetermined number of delay devices to a delay path of the delay unit in accordance with a code data generated by the code data generator for dividing the same so as to constantly maintain the delay characteristic of the delay unit.
REFERENCES:
patent: 5386150 (1995-01-01), Yonemoto
patent: 5638333 (1997-06-01), Lee
Hill Andrew
Hofsass Jeffery
LG Semicon Co. Ltd.
LandOfFree
Delay characteristic compensation circuit for memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Delay characteristic compensation circuit for memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay characteristic compensation circuit for memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2205264