Delay apparatus

Details Delay apparatus Delay apparatus

1993-06-16

1994-05-17

Fears, Terrell W.

Static information storage and retrieval

Addressing

Byte or page addressing

365149, 3652385, G11C 1300

Patent

active

053134389

ABSTRACT:
A delay apparatus comprises one or a plurality of shift registers, a plurality of signal accumulating capacitors which are mutually coupled by transfer transistors, a plurality of write switches each of which is arranged between an input terminal and either one of the capacitors and which are controlled by outputs of the shift registers, and a plurality of read switches which are arranged between the plurality of capacitors and an output terminal and are controlled by the outputs of the shift registers, wherein the signal charges accumulated in the one capacitor are capacitively divided into other capacitors through the transfer transistors for transferring the signal charges.

REFERENCES:
patent: 2854590 (1958-09-01), Wolfe
patent: 3763480 (1973-10-01), Weimer
patent: 3986176 (1976-10-01), Weimer

Affiliated with

Also associated with

Rating

Delay apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Delay apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-882730