Delay and interpolation timing structures and methods

Details Delay and interpolation timing structures and methods Delay and interpolation timing structures and methods

1999-05-19

2000-09-26

Lam, Tuan T.

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Having specific delay in producing output waveform

327280, H03K 513

Patent

active

061247456

ABSTRACT:
Time-delay circuits are realized with first and second capacitors, a differential amplifier, a programmable current source and a differential pair of transistors. The current source directs first and second currents to the first and second capacitors and the differential pair steers a third current of the current source to either selected one of the capacitors to provide charging and discharging currents to the capacitors. The differential amplifier generates a delayed output pulse in response to voltages of the first and second capacitors. The capacitors are preferably formed by the interconnection system of an integrated circuit, i.e., the metallic circuit paths that are typically carried on an integrated-circuit substrate. N+1 of the delay circuits are combined with a phase comparator to form an interpolator that responds to an input data pulse by generating N output data pulses that span a period between the input data pulse and a successive input data pulse.

REFERENCES:
patent: 4801827 (1989-01-01), Metz
patent: 4943745 (1990-07-01), Watanabe et al.
patent: 5081380 (1992-01-01), Chen
patent: 5428626 (1995-06-01), Frisch et al.
patent: 5566188 (1996-10-01), Robbins et al.
patent: 6034570 (2000-03-01), Warwar

Affiliated with

Also associated with

Rating

Delay and interpolation timing structures and methods does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Delay and interpolation timing structures and methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay and interpolation timing structures and methods will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2103271