Deglitching circuit

Details Deglitching circuit Deglitching circuit

1989-11-08

1991-07-23

Pellinen, A. D.

Coded data generation or conversion

Converter compensation

341144, H03M 106

Patent

active

050347446

ABSTRACT:
A deglitching circuit suppresses a glitch occurring on an output of a digital/analog converting circuit. The deglitching circuit comprises a detector for detecting a status change that will generate the glitch, of digital data to be inputted into the digital/analog converting circuit, a generator for generating in response to an output of the detector a deglitching pulse for suppressing the glitch, and an operation circuit for canceling with the use of the deglitching pulse the glitch occurring on the output of the digital/analog converting circuit converted from the digital data.

REFERENCES:
patent: 3877023 (1975-04-01), Spicer et al.
patent: 4430641 (1984-02-01), Baur et al.
patent: 4740776 (1988-04-01), Sloane
patent: 4808998 (1989-02-01), Yamada
patent: 4814740 (1989-03-01), Kobayashi
patent: 4918447 (1990-04-01), Michel

Affiliated with

Also associated with

Rating

Deglitching circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Deglitching circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Deglitching circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-435223