Coded data generation or conversion – Digital code to digital code converters – Parallel to serial
Reexamination Certificate
2003-01-17
2004-11-02
Wamsley, Patrick (Department: 2819)
Coded data generation or conversion
Digital code to digital code converters
Parallel to serial
C327S156000
Reexamination Certificate
active
06812872
ABSTRACT:
BACKGROUND
Modern digital systems represent digital data either in series (i.e., as a series of bits) or in parallel (i.e., as a transmitting one or more bytes simultaneously using multiple data lines). While it is generally easier to store and manipulate data in parallel, it is often beneficial to transmit data in series. Many systems therefore employ parallel-to-serial converters.
FIG. 1
(prior art) depicts a parallel-to-serial converter
100
that serializes ten-bit words presented in parallel on data lines D<
9
:
0
>. Converter
100
includes a parallel shifter
105
, which in turn includes a pair of five-bit shift registers
110
and
115
. Shift registers
110
and
115
each connect to one of a pair of complementary clocks C
EV
and C
OD
. Designations C
EV
and C
OD
stand for “clock even” and “clock odd,” respectively, because even data bits are presented on an output terminal D
OUT
when C
EV
is high and odd data bits are presented on output terminal D
OUT
. when C
OD
is high.
Every fifth rising edge of clock C
EV
, register
110
stores the even-numbered data bits D<
8
,
6
,
4
,
2
,
0
> presented on bus D<
9
:
0
> and register
115
stores the odd-numbered data bits D<
9
,
7
,
5
,
3
,
1
> presented on the same bus. Each of registers
110
and
115
then presents their respective data one bit at a time, so that both odd and even data bits are presented alternately to a data combiner
120
. Data combiner
120
alternately gates the odd and even data bits presented on respective data terminals D
OD
and D
EV
to produce a serialized version of the data produced by shifter
105
.
If manufactured using commonly available CMOS processes, converter
100
can perform with clock frequencies as high as about 2 GHz. This is too slow for many modern high-speed digital communication systems, which can transmit serial data in the 10 Gb/s range. More exotic processes, such as those employing silicon germanium or gallium arsenide, provide improved high-frequency response; unfortunately, this improvement comes at considerable expense.
SUMMARY
The present invention is directed to differential circuits capable of operating at speeds sufficient to meet the needs of modern communication systems without consuming excessive power or requiring complex and expensive fabrication technologies. Converters in accordance with the invention include data combiners—a type of differential amplifier—that employ current sources and differential current-steering circuits. The current-steering circuits respond to parallel data bits by producing complementary current signals representing a differential, serialized version of the parallel data bits. One embodiment of the invention includes complementary data-input transistors to expedite the data combiner's response to changes in input data. Yet another embodiment includes inductive and resistive loads to equalize the gain over the frequency of interest to reduce data-deterministic jitter.
This summary does not define the scope of the invention, which is instead defined by the allowed claims.
REFERENCES:
patent: 4418418 (1983-11-01), Aoki
patent: 4523462 (1985-06-01), Kolodjski
patent: 5162674 (1992-11-01), Allstot et al.
patent: 5369313 (1994-11-01), Yoshihara
patent: 5696460 (1997-12-01), Cameron
patent: 5909187 (1999-06-01), Ahuja
patent: 6018253 (2000-01-01), Wendell
patent: 6066993 (2000-05-01), Yamamoto et al.
patent: 6486694 (2002-11-01), Kirichenko
patent: 6525565 (2003-02-01), Young et al.
patent: 6611218 (2003-08-01), Lu et al.
patent: 6661270 (2003-12-01), Nagata
Roland Antheunis and InSun van Loo; “Simple Scalable CMOS Linear Regulator Architecture”, pp. 1-4, no date.
Gijung Ahn, Deog-Kyoon Jeong, and Gyudong Kim; “A 2-Gbaud 0.7-V Swing Voltage-Mode Driver and On-Chip Terminator for High-Speed NRZ Data Transmission”; IEEE Journal of Solid-State Circuits, vol. 35, No. 6; Jun. 2000; pp. 915-918, 2000.
R. Sekhar Narayanaswami; “The Design of a 1.9GHz 250mW CMOS Power Amplifier for DECT”; Chapters 1-6; pp. 1-68, no date.
Sunderarajan S. Mohan, Maria del Mar Hershenson, Stephen P. Boyd, and Thomas H. Lee; “Bandwidth Extension in CMOS with Optimized On-Chip Inductors”; Electrical Engineering Department, Stanford University, CA; pp. 1-37, no date.
Behiel Arthur Joseph
Kanzaki Kim
Wamsley Patrick
Xilinx , Inc.
LandOfFree
Degenerative inductor-based gain equalization does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Degenerative inductor-based gain equalization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Degenerative inductor-based gain equalization will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3340811