Data processing: software development – installation – and managem – Software program development tool – Translation of code
Reexamination Certificate
2011-04-19
2011-04-19
Treat, William M (Department: 2181)
Data processing: software development, installation, and managem
Software program development tool
Translation of code
C703S023000, C703S027000, C717S159000
Reexamination Certificate
active
07930686
ABSTRACT:
A handle for a trace is provided that is memory indifferent. The handle is created using contents of the trace rather than memory location of the trace. This enables the trace to be easily identified in subsequent runs of an application associated with the trace.
REFERENCES:
patent: 2003/0093649 (2003-05-01), Hilton
patent: 2005/0138270 (2005-06-01), Morais et al.
patent: 0999498 (2000-10-01), None
“The Performance Potential of Trace-based Dynamic Optimization,” B. Fahs, A. Mahersi, F. Spadini, S. Pate, S. Lumetta; University of Illinois Technical Report; UILU-ENG-04-22081; Nov. 2004; pp. 1-21; http://www.crhc.uiuc.edu/ACS/pub/dynpotential.pdf.
Suganuma, T., et al., “Overview of the IBM Java Just-In-Time Compiler,” IBM Systems Journal, vol. 39, No. 1, 2000, 15 pages (http://www.research,ibm.com/journal/sj/391/suganuma.html).
Tang, V., et al., “A Framework for Reducing Instruction Scheduling Overhead In Dynamic Compilers,” Proceedings of the 2006 Conference of the Center for Advanced Studies on Collaborative Research, Article 5, 2006, pp. 1-13.
Suganuma, T., et al., “A Dynamic Optimization Framework for a Java Just-In-Time Compiler,” ACM SIGPLAN,vol. 36, Issue 11, Nov. 2001, pp. 180-194.
Waldspurger, Carl A., “Memory Resource Management in VMware ESX Server,” In Proc. Fifth Symposium on Operant System Design and Implementation (OSDI '02), Dec. 2002, pp. 1-14.
Rivest, R., “The MD5 Message-Digest Algorithm,” Apr. 1992, http://www.ietf.org/rfc/rfc1321.txt, pp. 1-20.
z/Architecture Principles of Operation, IBM Publication No. SA22-7832-04, Sep. 2005.
“The Block-based Trace Cache,” B. Black, B. Rychlik J. Shen, Department of Electrical and Computer Engineering, Carnegie Mellon University, 1063/6897/99, 1999 IEEE, pp. 196-207.
“Dynamic Phase Analysis for Cycle-Close Trace Generation,” C, Pereira, J. Lau, B. Calder, R. Gupta, Department of Computer Science and Engineering, Univeristy of California, San Diego, BNSDOCID: <XP—3101399A—1→, pp. 321-326.
“Dynamic Binary Translation and Optimization in a Whole-System Emulator-SkyEye,” C. Yu, R. Jie, Z. Hui, S. Chun, Proceedings of the 2006 Internationa Conference on Parallel Processing Workships (ICPPW'06), 8 pages.
PCT Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration; PCT/EP2008/050441, Apr. 29, 2008.
Office Action for U.S. Appl. No. 11/625,898 dated Dec. 29, 2008.
Final Office Action for U.S. Appl. No. 11/625,989 dated May 6, 2009.
Mitran Marcel
Sheikh Ali L.
Campbell John E.
Heslin Rothenberg Farley & & Mesiti P.C.
International Business Machines - Corporation
Schiller, Esq. Blanche E.
Treat William M
LandOfFree
Defining memory indifferent trace handles does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Defining memory indifferent trace handles, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Defining memory indifferent trace handles will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2724037