Define overlay dummy pattern in mark shielding region to...

Details Define overlay dummy pattern in mark shielding region to... Define overlay dummy pattern in mark shielding region to...

2005-01-04

2005-01-04

Mohamedulla, Saleha R. (Department: 1756)

Radiation imagery chemistry: process, composition, or product th

Registration or layout process other than color proofing

C430S005000

Reexamination Certificate

active

06838217

ABSTRACT:
A new method is provided for the creation of a dummy pattern. A typical wafer exposure mask contains a Clear Out Window (CLWD) pattern, this CLWD pattern is of no value during the process of shielding the area on the surface of the wafer where the alignment mark must be placed. This CLWD can therefore be used to create a dummy overlay pattern, resulting in a reduction in the wafer scaling error that typically occurs as a result of metal deposition. For the same reasons, a dummy overlay pattern can also be created in the scribe lines of the wafer surface.

REFERENCES:
patent: 5705320 (1998-01-01), Hsu et al.
patent: 5870201 (1999-02-01), Bae
patent: 5946583 (1999-08-01), Wu
patent: 5952132 (1999-09-01), King et al.
patent: 6165656 (2000-12-01), Tomimatu
patent: 6261918 (2001-07-01), So

Affiliated with

Also associated with

Rating

Define overlay dummy pattern in mark shielding region to... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Define overlay dummy pattern in mark shielding region to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Define overlay dummy pattern in mark shielding region to... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3436574