Defect free CMOS process

Fishing – trapping – and vermin destroying

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

437 41, 437 45, 437160, H01L 21265, H01L 2170, H01L 2700, H01L 21225

Patent

active

055717446

ABSTRACT:
A method for manufacturing CMOS semiconductor devices wherein damage to the active regions of the devices due to the direct implantation of impurities is suppressed. A material is selectively deposited on a semiconductor substrate, the material having a characteristic such that formation of the material occurs on some substances such as silicon and polysilicon, and formation of the material is suppressed on other substances such as silicon dioxide and silicon nitride. Impurities are introduced into the material rather than into the substrate. The impurities are then diffused into the active regions by standard processes such as rapid thermal anneal (RTA) or furnace anneal. The material generally contains germanium, and usually is a polycrystalline silicon-germanium alloy. The diffusion depth of the impurities may be controlled with great precision by manipulating several parameters. The parameters include the thickness of the material, the energy of the impurity implants, the density of the impurity implants, and the concentration of germanium in the material.

REFERENCES:
patent: 4442449 (1984-04-01), Lehrer et al.
patent: 5089872 (1992-02-01), Ozturk
patent: 5242847 (1993-09-01), Ozturk et al.
patent: 5268324 (1993-12-01), Aitken et al.
patent: 5281552 (1994-01-01), King et al.
IBM Technical Disclosure Bulletin, `Process For Low Resistivity CoSi2 Contact to Very Shallow n-p Junction`, vol. 32. No. 4A, Sep. 1989, New York, US pp. 367-370.
King, Tsu-Jae, et al. `A Polycrystalline Sil-xGex-Gate CMOS Technology` IEDM-International Electron Devices Meeting 1990, Dec. 1990, San Francisco, CA USA pp. 253-256.
IBM Technical Disclosure Bulletin, `Disposable Germanium Diffusion Source`, vol. 33, No. 12, May 1991, New York, US.
Oehrlein, G. S. et al. "Selective Dry Etching of Germanium with Respect to Silicon & Vice Versa," Electrochem. Soc., vol. 138 No. 5, May 1991, pp. 1443-1452.
Ozturk, M. C. et al. "Rapid Thermal Chemical Vapor Deposition of Germanium and Germanium/Silicon Alloys on Silicon: New Applications in the Fabrication of MOS Transistors," Mat. Res. Soc. Symp. Proc. vol. 224, 1991, pp. 223-235.
Grider, D. T. et al. "Ultra-Shallow Junction Formation by Diffusion from Polycrystalline Si.sub.x Ge.sub.1--x Alloys," 3rd Int. Symp. on Ultra Lg. Scale Integration Sci. & Tech. Proc. vol. 91-11, Electrochem. Soc. 1991, pp. 296-305.
Sanganeria, M. et al. "Optimization of Process Conditions for Selective Deposition of Polycrystalline Si.sub.x Ge.sub.1-x Alloys in a Rapid Thermal Processor," 3rd Intl. Symp. on Ultra large Scale Integration Sci. & Tech. vol. 91-11, Electrochem. soc. '91 pp. 851-861.
Aronowitz, S. et al. "Damage Freeze-In Phenomena as a Function of Dopant Implant; Type in Germanium-Rich Regions in Silicon," Mat. Res. Soc. Symp. Proc. vol. 209, 1991, pp. 481-487.
Aronowitz, S. "Dopant diffusion control in silicon using germanium," J. Appl. Phys. 68(7), 1 Oct. 1990, pp. 3293-3297.
Coffa, S. et al. "Arsenic influence on extended defects produced in silicon by ion implantation," Appl. Phys. Lett. 56(24) 11 Jun. 1990, pp. 2405-2407.
Ozturk, M. C. et al. "Rapid Thermal Chemical Vapor Deposition of Germanium on Silicon and Silicon Dioxide and New Applications of GE in ULSI Technologies," Journal of Electronic Materials, vol. 19, No. 10, 1990, pp. 1129-1134.
King, Tsu-Jae, et al. "A Polycrystalline-Si.sub.1-x Ge.sub.x -Gate CMOS Technology," IEDM 90-253-256.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Defect free CMOS process does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Defect free CMOS process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Defect free CMOS process will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2014715

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.