Defect correction of pixel electrode by connection to gate line

Details Defect correction of pixel electrode by connection to gate line Defect correction of pixel electrode by connection to gate line

2007-10-30

2007-10-30

Nelms, David (Department: 2871)

Liquid crystal cells, elements and systems

Nominal manufacturing methods or post manufacturing...

Defect correction or compensation

C349S054000, C349S055000

Reexamination Certificate

active

11675902

ABSTRACT:
In an array substrate and an LCD apparatus having the same, the array substrate includes a signal line, a first insulating layer formed on the signal line, and a pixel electrode formed on the first insulating layer and overlapped with the signal line. The pixel electrode is electrically connected with the signal line so as to discharge a signal through the signal line. A second insulating layer is disposed between the pixel electrode and the first insulating layer, and includes an opening formed in an overlapped area of the pixel electrode and the signal line so as to partially expose the first insulating layer. Thus, the LCD apparatus may have an enhanced display quality.

REFERENCES:
patent: 6778233 (2004-08-01), Matsuura et al.
patent: 6980264 (2005-12-01), Lee et al.
patent: 2004/0233346 (2004-11-01), Cheng
patent: 2004/0246395 (2004-12-01), Chang

Affiliated with

Also associated with

Rating

Defect correction of pixel electrode by connection to gate line does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Defect correction of pixel electrode by connection to gate line, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Defect correction of pixel electrode by connection to gate line will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3903409