Deep wordline trench to shield cross coupling between...

Details Deep wordline trench to shield cross coupling between... Deep wordline trench to shield cross coupling between...

2007-01-30

2007-01-30

Hoang, Huan (Department: 2827)

Static information storage and retrieval

Floating gate

Particular connection

C365S185180, C365S185190

Reexamination Certificate

active

11086648

ABSTRACT:
A NAND flash memory structure with a wordline or control gate that provides shielding from Yupin effect errors and generally from potentials in adjacent strings undergoing programming operations with significant variations in potential.

REFERENCES:
patent: 5043940 (1991-08-01), Harari
patent: 5053839 (1991-10-01), Esquivel et al.
patent: 5070032 (1991-12-01), Yuan
patent: 5095344 (1992-03-01), Harari
patent: 5168465 (1992-12-01), Harari
patent: 5172338 (1992-12-01), Mehrotra
patent: 5198380 (1993-03-01), Harari
patent: 5268318 (1993-12-01), Harari
patent: 5268319 (1993-12-01), Harari
patent: 5297148 (1994-03-01), Harari et al.
patent: 5313421 (1994-05-01), Guterman
patent: 5315541 (1994-05-01), Harari et al.
patent: 5343063 (1994-08-01), Yuan
patent: 5380672 (1995-01-01), Yuan
patent: 5471423 (1995-11-01), Iwasa
patent: 5512505 (1996-04-01), Yuan
patent: 5534456 (1996-07-01), Yuan
patent: 5554553 (1996-09-01), Harari
patent: 5579259 (1996-11-01), Samachisa
patent: 5595924 (1997-01-01), Yuan
patent: 5640032 (1997-06-01), Tomioka
patent: 5654217 (1997-08-01), Yuan
patent: 5661053 (1997-08-01), Yuan
patent: 5677872 (1997-10-01), Samachisa
patent: 5680345 (1997-10-01), Hsu et al.
patent: 5712179 (1998-01-01), Yuan
patent: 5712180 (1998-01-01), Guterman et al.
patent: 5747359 (1998-05-01), Yuan
patent: 5751038 (1998-05-01), Mukherjee
patent: 5756385 (1998-05-01), Yuan
patent: 5786988 (1998-07-01), Harari
patent: 5847425 (1998-12-01), Yuan
patent: 5867429 (1999-02-01), Chen
patent: 5883409 (1999-03-01), Guterman
patent: 5965913 (1999-10-01), Yuan
patent: 5999448 (1999-12-01), Kurihara
patent: 6028336 (2000-02-01), Yuan
patent: 6046935 (2000-04-01), Takeuchi et al.
patent: 6058044 (2000-05-01), Sugiura et al.
patent: 6072721 (2000-06-01), Arase
patent: 6103573 (2000-08-01), Harari
patent: 6151248 (2000-11-01), Harari
patent: 6180457 (2001-01-01), Shin et al.
patent: 6208545 (2001-03-01), Leedy
patent: 6222762 (2001-04-01), Guterman et al.
patent: 6235586 (2001-05-01), Au
patent: 6258665 (2001-07-01), Shimizu
patent: 6281075 (2001-08-01), Yuan et al.
patent: 6295227 (2001-09-01), Sakui et al.
patent: 6391717 (2002-05-01), Shin et al.
patent: 6403421 (2002-06-01), Ikeda et al.
patent: 6417538 (2002-07-01), Choi
patent: 6512263 (2003-01-01), Yuan
patent: 6529410 (2003-03-01), Han et al.
patent: 6614684 (2003-09-01), Shukuri
patent: 6624464 (2003-09-01), Shin et al.
patent: 6762092 (2004-07-01), Yuan
patent: 6768161 (2004-07-01), Kinoshita
patent: 6770932 (2004-08-01), Himeno
patent: 6801095 (2004-10-01), Chen et al.
patent: 6806132 (2004-10-01), Mori et al.
patent: 6807095 (2004-10-01), Chen et al.
patent: 2001/0001491 (2001-05-01), Sakui
patent: 2002/0093073 (2002-07-01), Mori et al.
patent: 002/0088554 (2002-11-01), None
International Search Report, PCT/US03/18183 filed Sep. 6, 2003.
Y. Takeuchi et al., “A Self-Aligned STI Process Integration for Low Cost and Highly Reliable 1Gbit Flash Memories,”1998 Symposium on VLSI Technology—Digest of Technical Papers, Jun. 9-11, 1998, pp. 102.
Seiichi Aritome, “Advanced Flash Memory Technology and Trends for File Storage Application,”2000 International Electron Devices Meeting, Dec. 10-13, 2000, pp. 33.1.1-33.1.4.
Aritome et al., “A Novel Side-Wall Transfer-Transistor Cell (SWATT Cell) For Multi-Level NAND EEPROMs”, 1995 IEEE International Solid-State Circuits Conference, IEDM 95, pp. 275-278.
Aritome et al., “A0.67um2 Self-Aligned Shallow Trench Isolation Cell (SA-STI CELL) for 3V-only 256Mbit NAND EEPROMs”, IEDM Technical digest, pp. 61-64 (1994).
Cho et al., “A Dual-Mode NAND Flash Memory: 1-Gb Multilevel and High-Performance 512-Mb Single-Level Modes”, IEEE Journal of Solid-State Circuits, vol. 36, No. 11, pp. 1700-1706 (2001).
Lee et al., “Effects of Parasitic Capacitance on NAND Flash Memory Cell Operation,”IEEE Non-Volatile Semiconductor Memory Workshop, Aug. 12th-16th, pp. 90-92.
Y. Takeuchi et al., “A Self-Aligned STI Process Integration for Low Cost and Highly Reliable 1Gbit Flash Memories,” 1998Symposium on VLSI Technology-Digest of Technical Papers, Jun. 9-11, 1998, pp. 102.
Seiichi Aritome, “Advanced Flash Memory Technology and Trends for File Storage Application,” 2000International Electron Devices Meeting, Dec. 10-13, 2000, pp. 33.1.1-33.1.4.
Aritome et al., “A Novel Side-Wall Transfer-Transistor Cell (SWATT Cell) For Multi-Level NAND EEPROMs”, 1995 IEEE International Solid-State Circuits Conference, IEDM 95, pp. 275-8.
Aritome et al., “A0.67um2 Self Aligned Shallow Trench Isolation Cell (SA-STI CELL) for 3V-only 256Mbit NAND EEPROMs”, IEDM Technical digest, pp. 61-64 (1994).
Cho et al., “A Dual-Mode NAND Flash Memory: 1-Gb Multilevel and High-Performance 512-Mb Single-Level Modes”, IEEE Journal of Solid-State Circuits, vol. 36, No. 11, pp. 1700-1706 (2001).
Lee et al., “Effects of Parasitic Capacitance on NAND Flash Memory Cell Operation,”IEEE Non-Volatile Semiconductor Memory Workshop, Aug. 12th-16th2001, pp. 90-92.

Affiliated with

Also associated with

Rating

Deep wordline trench to shield cross coupling between... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Deep wordline trench to shield cross coupling between..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Deep wordline trench to shield cross coupling between... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3776080