Deep power down mode control circuit

Details Deep power down mode control circuit Deep power down mode control circuit

2007-06-11

2009-10-20

Nguyen, Tuan T (Department: 2824)

Static information storage and retrieval

Powering

Conservation of power

C365S226000, C365S229000

Reexamination Certificate

active

07606105

ABSTRACT:
A deep power down mode control circuit is provided. The deep power down mode control circuit includes a deep power down signal generator for outputting a deep power down signal in response to a burst command signal and a clock enable signal, and a deep power down delay controller for delaying the deep power down signal for a predetermined delay time, and outputting the delayed signal.

REFERENCES:
patent: 6456130 (2002-09-01), Schnell
patent: 6724686 (2004-04-01), Ooishi et al.
patent: 6850453 (2005-02-01), Park
patent: 6987699 (2006-01-01), Lee
patent: 7079441 (2006-07-01), Partsch et al.
patent: 7082074 (2006-07-01), Horiguchi et al.
patent: 7184354 (2007-02-01), Song
patent: 7372746 (2008-05-01), Kim
patent: 7420873 (2008-09-01), Jang
patent: 7463081 (2008-12-01), Jin
patent: 2008/0272812 (2008-11-01), Cho

Affiliated with

Also associated with

Rating

Deep power down mode control circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Deep power down mode control circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Deep power down mode control circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4092509