Decoupling structure and method for printed circuit board...

Electricity: electrical systems and devices – Housing or mounting assemblies with diverse electrical... – For electronic systems and devices

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C361S777000, C361S780000, C257S724000, C029S840000

Reexamination Certificate

active

06501664

ABSTRACT:

BACKGROUND
The present invention is directed to printed circuit board lay-outs for decoupling electrical components mounted on the printed circuit boards, and methods of fabricating populated printed circuit boards having such lay-outs. The present invention is especially directed to such lay-outs, and such methods, for decoupling micro-ball grid array packaged electrical components (such as micro-ball grid array packaged chip sets) mounted on printed circuit boards, especially on motherboards. In particular, the present invention is directed to such lay-outs, and methods, whereby all decoupling caps (decoupling capacitors) can be provided on the front surface of the printed circuit board, while minimizing loop area of the decoupling circuit. The front surface of the printed circuit board is the surface on which the electrical components are mounted.
Previous lay-outs for decoupling circuits on printed circuit boards, such as motherboards, included designs wherein the decoupling caps populated both the front and rear surfaces of the motherboards. For example, previous lay-outs for decoupling MTH (82805AA), a chip set with a wire-bonded ball grid array package, made by Intel® Corp., required five decoupling caps placed on the backside (rear surface) of the motherboard, in addition to placing eight or nine decoupling caps on the top side (front surface) of the motherboard. Costs associated with placing decoupling caps on the rear surface of the motherboard are higher than those associated with placing decoupling caps on the front surface of the motherboard.
It has been proposed to provide lay-outs for, e.g., a motherboard, wherein all decoupling caps are on the front surface. In one such proposed technique, the circuit wiring between the micro-ball grid array packaged electrical component to be decoupled and the decoupling cap extends along the interior of the motherboard, and the effective current loop area, which directly translates to loop inductance, between the, e.g., micro-ball grid array packaged electrical component and decoupling cap, is disadvantageously large.


REFERENCES:
patent: 5010447 (1991-04-01), Wallace
patent: 5132613 (1992-07-01), Papae et al.
patent: 5786630 (1998-07-01), Bhansali et al.
patent: 5812380 (1998-09-01), Frech et al.
patent: 5825628 (1998-10-01), Garbelli et al.
patent: 5877942 (1999-03-01), Kida et al.
patent: 5941447 (1999-08-01), Chu et al.
patent: 6084779 (2000-07-01), Fang
patent: 6108210 (2000-08-01), Chung
patent: 6166457 (2000-12-01), Iguchi et al.
patent: 6274214 (2001-08-01), Chan et al.
patent: 6281042 (2001-08-01), Ahn et al.
patent: 6285558 (2001-09-01), Frantz et al.
patent: 6297965 (2001-10-01), Sasaki et al.
patent: 6310393 (2001-10-01), Ogura et al.
patent: 6310780 (2001-10-01), Tamura et al.
patent: 6313998 (2001-11-01), Kledzik et al.
patent: 6326699 (2001-12-01), Shimizu et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Decoupling structure and method for printed circuit board... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Decoupling structure and method for printed circuit board..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decoupling structure and method for printed circuit board... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2990166

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.